

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

In re Application of	:	Customer Number: 20277
	:	
HANSEN et al.	:	Confirmation Number: 5955
	:	
Application No.: 10/757,866	:	Group Art Unit: 2183
	:	
Filed: January 16, 2004	:	Examiner: Eric Coleman
	:	
For: METHOD AND SOFTWARE FOR STORE MULTIPLEX OPERATION		

SUPPLEMENTAL DECLARATION OF KORBIN VAN DYKE

I, Korbin Van Dyke, state that:

Summary of My Opinions

1. I previously submitted a declaration in connection with this proceeding (see Van Dyke Declaration dated August 15, 2007), referenced hereinafter as the "initial Van Dyke declaration". For brevity, I will not repeat information set forth in the initial Van Dyke declaration in this declaration.

2. In preparation of this declaration I have reviewed U.S. Patent Application Serial No. 10/757,866. I have also reviewed U.S. Patent Nos. 5,742,840 and 6,295,599 (respectively the '840 and '599 patents) that the 10/757,866 patent application indirectly claims priority to, as well as appendices to the '840 and '599 patents (the Terpsichore and Zeus System Architecture manuals, respectively, and hereinafter referred to respectively as the Terpsichore and the Zeus manuals). I have reviewed the Office Action for the 10/757,866 patent application mailed on November 5, 2007, including the paragraph on page 10 that discusses the Response to Arguments and particularly the Examiner's conclusion that the priority for the claimed invention does not extend to the '840 or the '599 patents, since limitations of claims 9, 18, 33, 34, 40, and 41 are not supported by the '840 or the '599 patents. My understanding is that the features of the claimed invention are taught and supported by complying with the written description requirement and the enablement requirement. My understanding of the written description requirement is that a patent disclosure must describe the claimed invention in sufficient detail that one of ordinary skill in the art can reasonably conclude that the inventor had possession of

Supplemental Declaration of Korbin S Van Dyke

the claimed invention at the time of filing the patent disclosure. My understanding of the enablement requirement is that the patent disclosure must contain sufficient information regarding the subject matter of the claims to enable one of ordinary skill in the pertinent art to make and use the claimed invention. I further understand that whether the enablement requirement is met depends on whether undue experimentation is necessary for one of skill in the art to practice the invention in light of the patent disclosure.

3. Based on my review of the materials identified in paragraph 2 of this declaration, it is my opinion that with respect to the following limitations relating to claims 9, 18, 33, 34, 40, and 41 (as amended), the disclosures of the '840 patent and the '599 patent each indicate that the inventors were in possession of the claimed invention of the 10/757,866 patent application as of the August 16, 1995 filing date of the '840 patent and further as of the August 24, 1999 filing date of the '599 patent; and further the disclosures of the '840 patent and the '599 patent each would have enabled a person of ordinary skill in the art to make and use, without undue experimentation, the claimed invention of the 10/757,866 patent application as of the August 16, 1995 filing date of the '840 patent, and further as of the August 24, 1999 filing date of the '599 patent. The limitations referred to are:

{claim 9} “decoding a second single instruction specifying a register containing a first plurality of floating-point operands and another register containing a second plurality of floating-point operands”
 “multiplying the first plurality of floating-point operands by the second plurality of floating-point operands to produce a plurality of products”
 “providing the plurality of products to partitioned fields of a result register as a catenated result”

{claim 18} “wherein at least some of the instructions further include a group floating-point multiply instruction for multiplying floating-point data in the programmable processor, the group floating-point multiply instruction capable of instructing the programmable processor to perform operations”
 the operations comprising “decoding the group floating-point multiply instruction specifying a register containing a first plurality of floating-point operands and another register containing a second plurality of floating-point operands”
 the operations comprising “multiplying the first plurality of floating-point operands by the second plurality of floating-point operands to produce a plurality of products”
 the operations comprising “providing the plurality of products to partitioned fields of a result register as a catenated result”

{claim 33} “wherein each of the first and second operands has a width of 64 bits”

Supplemental Declaration of Korbin S Van Dyke

{claim 34} “a step of executing a plurality of different group floating-point arithmetic operations that arithmetically operate on multiple floating-point operands stored in partitioned fields of registers in the register file to produce a catenated result that is returned to a register in the register file, wherein the catenated result comprises a plurality of individual floating-point results”

{claim 40} “wherein each of the first and second operands has a width of 64 bits”

{claim 41} “wherein the plurality of instructions further comprises a plurality of different group floating-point arithmetic operations that arithmetically operate on multiple floating-point operands stored in partitioned fields of registers in the register file to produce a catenated result that is returned to a register in the register file, wherein the catenated result comprises a plurality of individual floating-point results”

Summary of ‘840 Analysis:

4. The disclosure of the ‘840 patent provides detailed information and description that I believe indicates that the inventors were in possession of the aforementioned limitations of claim 9 (as amended) of the 10/757,866 patent application, and that I further believe would have enabled a person of ordinary skill in the art to make and use the claimed invention without undue experimentation. For example, on at least pages 19-21 (describing floating-point data formats), 24-25 (describing general registers), 29 and 47-48 (describing floating-point arithmetic hardware), and 129-131 of the Terpsichore manual (describing details of Group Floating-point instructions such as various forms of Group Floating-point Multiply instructions) there are detailed descriptions of the aforementioned claim elements.

5. The aforementioned limitations of claim 18 (a computer-readable storage medium claim) are substantially similar to the aforementioned limitations of claim 9 (a method claim). Further, parent claim context providing antecedent basis for claim 18 (specifically “the execution unit”) is substantially similar to corresponding parent claim context of claim 9. Thus, for at least the reasons described in paragraph 4 of this declaration, the disclosure of the ‘840 patent provides detailed information and description that I believe indicates that the inventors were in possession of the aforementioned limitations of claim 18 (as amended) of the 10/757,866 patent application, and that I further believe would have enabled a person of ordinary skill in the art to make and use the claimed invention without undue experimentation.

6. The disclosure of the ‘840 patent provides detailed information and description that I believe indicates that the inventors were in possession of the aforementioned limitations of claim 33 (as amended) of the 10/757,866 patent application, and that I further believe would have enabled a person of ordinary skill in the art to make and use the claimed invention without undue experimentation. For example, on at least pages 24-25 (describing general registers), 26 (generally describing store instructions), and 150-157 of the Terpsichore manual (describing details of Store and Store Immediate instructions such as various forms of Store Immediate and Store Multiplex Immediate instructions) there are detailed descriptions of the aforementioned claim elements.

Supplemental Declaration of Korbin S Van Dyke

7. The disclosure of the '840 patent provides detailed information and description that I believe indicates that the inventors were in possession of the aforementioned limitations of claim 34 (as amended) of the 10/757,866 patent application, and that I further believe would have enabled a person of ordinary skill in the art to make and use the claimed invention without undue experimentation. For example, on at least pages 19-21 (describing floating-point data formats), 24-25 (describing general registers), 29 and 47-48 (describing floating-point arithmetic hardware), and 129-131 of the Terpsichore manual (describing details of Group Floating-point instructions such as various Group Floating-point Add, Divide, and Multiply forms) there are detailed descriptions of the aforementioned claim elements.

8. The aforementioned limitations of claim 40 (a computer-readable storage medium claim) are substantially similar to the aforementioned limitations of claim 33 (a method claim). Further, parent claim context providing antecedent basis for claim 40 (specifically "the first and second operands") is substantially similar to corresponding parent claim context of claim 33. Thus, for at least the reasons described in paragraph 6 of this declaration, the disclosure of the '840 patent provides detailed information and description that I believe indicates that the inventors were in possession of the aforementioned limitations of claim 40 (as amended) of the 10/757,866 patent application, and that I further believe would have enabled a person of ordinary skill in the art to make and use the claimed invention without undue experimentation.

9. The aforementioned limitations of claim 41 (a computer-readable storage medium claim) are substantially similar to the aforementioned limitations of claim 34 (a method claim). Further, parent claim context providing antecedent basis for claim 41 (specifically "the execution unit") is substantially similar to corresponding parent claim context of claim 34. Thus, for at least the reasons described in paragraph 7 of this declaration, the disclosure of the '840 patent provides detailed information and description that I believe indicates that the inventors were in possession of the aforementioned limitations of claim 41 (as amended) of the 10/757,866 patent application, and that I further believe would have enabled a person of ordinary skill in the art to make and use the claimed invention without undue experimentation.

Summary of '599 Analysis:

10. The disclosure of the '599 patent provides detailed information and description that I believe indicates that the inventors were in possession of the aforementioned limitations of claim 9 (as amended) of the 10/757,866 patent application, and that I further believe would have enabled a person of ordinary skill in the art to make and use the claimed invention without undue experimentation. For example, on at least pages 14-16 (describing floating-point data formats), 19-20 (describing general registers), 23-24 and 55 (describing floating-point arithmetic hardware), and 258-260 of the Zeus manual (describing details of Ensemble Floating-point instructions such as various forms of Ensemble Multiply Floating-point instructions) there are detailed descriptions of the aforementioned claim elements. Note that in the Zeus manual, group floating-point instructions are termed "ensemble" floating-point instructions.

11. The aforementioned limitations of claim 18 are substantially similar to the aforementioned limitations of claim 9. Thus, for at least the reasons described in paragraph 10 of this declaration, the disclosure of the '599 patent provides detailed information and description that I believe indicates that the inventors were in possession of the aforementioned limitations of

Supplemental Declaration of Korbin S Van Dyke

claim 18 (as amended) of the 10/757,866 patent application, and that I further believe would have enabled a person of ordinary skill in the art to make and use the claimed invention without undue experimentation.

12. The disclosure of the '599 patent provides detailed information and description that I believe indicates that the inventors were in possession of the aforementioned limitations of claim 33 (as amended) of the 10/757,866 patent application, and that I further believe would have enabled a person of ordinary skill in the art to make and use the claimed invention without undue experimentation. For example, on at least pages 19-20 (describing general registers), 21 (generally describing store instructions), 123-125, and 128-130 of the Zeus manual (describing details of Store and Store Immediate instructions, including Store Multiplex and Store Multiplex Immediate forms) there are detailed descriptions of the aforementioned claim elements.

13. The disclosure of the '599 patent provides detailed information and description that I believe indicates that the inventors were in possession of the aforementioned limitations of claim 34 (as amended) of the 10/757,866 patent application, and that I further believe would have enabled a person of ordinary skill in the art to make and use the claimed invention without undue experimentation. For example, on at least pages 14-16 (describing floating-point data formats), 19-20 (describing general registers), 23-24 and 55 (describing floating-point arithmetic hardware), and 258-260 of the Zeus manual (describing details of Ensemble Floating-point instructions, such as various Ensemble Multiply, Add, and Divide forms) there are detailed descriptions of the aforementioned claim elements.

14. The aforementioned limitations of claim 40 are substantially similar to the aforementioned limitations of claim 33. Thus, for at least the reasons described in paragraph 12 of this declaration, the disclosure of the '599 patent provides detailed information and description that I believe indicates that the inventors were in possession of the aforementioned limitations of claim 40 (as amended) of the 10/757,866 patent application, and that I further believe would have enabled a person of ordinary skill in the art to make and use the claimed invention without undue experimentation.

15. The aforementioned limitations of claim 41 are substantially similar to the aforementioned limitations of claim 34. Thus, for at least the reasons described in paragraph 13 of this declaration, the disclosure of the '599 patent provides detailed information and description that I believe indicates that the inventors were in possession of the aforementioned limitations of claim 41 (as amended) of the 10/757,866 patent application, and that I further believe would have enabled a person of ordinary skill in the art to make and use the claimed invention without undue experimentation.

16. A detailed explanation of the basis for my opinions is set forth in the remainder of this declaration.

Detailed Basis for My Opinions

Analysis of the disclosures of the '840 and the '599 patents:

17. For brevity, the following analysis focuses on and provides details relating to the '840 patent, while reciting summary information pointing out where similar descriptive information is provided in the '599 patent.

18. As discussed in paragraph 20 of the initial Van Dyke declaration, the '840 patent describes structure of a general purpose, programmable media processor (including, for example, a register file and an execution unit), and the '840 patent recites that an instruction set for the general purpose media processor is described by the Microfiche Appendix (referred to herein as the Terpsichore manual). In addition to elements discussed in paragraph 20 of the initial Van Dyke declaration, the '840 patent also describes that a unified stream of media data is processed by storage into the register file 110, and multi-precision arithmetic operations are performed on the media data. The operations include Boolean, integer, and floating-point mathematical operations (see '840, column 5, lines 47-53). Floating-point addition, subtraction, multiplication, division, and square root are supported in hardware ('840, column 15, lines 57-59). Similarly, the '599 patent describes structure of a general purpose, programmable processor for broadband applications, and the '599 patent includes and refers to a Microfiche Appendix (referred to herein as the Zeus manual) that describes, for example, an instruction set for the general purpose processor.


19. The Terpsichore manual describes all of the aforementioned elements of claims 9, 18, 33, 34, 40, and 41, on at least pages 19-21, 24-26, 29, 47-48, 129-131, and 150-157 (attached as Exhibit A). The Zeus manual describes all of the elements of claims 9, 18, 33, 34, 40, and 41, on at least pages 14-16, 19-21, 23-24, 55, 123-125, 128-130, and 258-260 (attached as Exhibit B).

Claims 9 and 18

20. The Terpsichore manual describes all of the aforementioned elements of claim 9 (and the substantially similar aforementioned elements of claim 18), on at least pages 19-21, 24-25, 29, 47-48, and 129-131, describing Group Floating-point instructions such as various forms of Group Floating-point Multiply instructions. Paragraphs 21-27 of this declaration discuss selected portions of those pages. Paragraphs 28-32 of this declaration discuss how the elements of claim 9 (and the substantially similar aforementioned elements of claim 18) are described by those pages. The Zeus manual describes all of the elements of claim 9 (and the substantially similar aforementioned elements of claim 18), on at least pages 14-16, 19-20, 23-24, 55, and 258-260.

Supplemental Declaration of Korbin S Van Dyke

21. The '840 patent describes various floating-point data sizes such as 16, 32, 64, and 128 bits (see '840, column 15, lines 62-65, and Fig. 9b, reproduced below). The Terpsichore manual, for example on pages 19-21, describes the various floating-point data sizes as designed to satisfy ANSI/IEEE standard 754-1985. Similarly, the Zeus manual, for example on pages 14-16, provides similar information.



22. The '840 patent provides description relating to floating-point hardware capabilities, such as in the Terpsichore manual on page 29, "operations supported in hardware are floating-point add, subtract, multiply, divide, and square root", and further on page 47, "partitioning favored for the initial implementation places all instructions that involving shifting and shuffling in one execution unit, and all instructions that involve multiplication, including fixed-point and floating-point multiply and add in another unit". Similarly, the Zeus manual, for example on pages 23-24 and 55, has similar descriptive information.

23. The Terpsichore manual describes several variations of Group Floating-point Multiply instructions, such as GF.MUL.16, GF.MUL.32, and GF.MUL.64, (among others) as described on pages 129-131, and reproduced below (excerpted and annotations added). Similarly, the Zeus manual, for example on pages 258-260, provides similar information.

Group Floating-point

These operations take two values from registers, perform floating-point arithmetic on groups of bits in the operands, and place the concatenated results in a register.


Operation codes

→ GF.MUL.16	Group floating-point multiply half
GF.MUL.16.C	Group floating-point multiply half ceiling
GF.MUL.16.F	Group floating-point multiply half floor
GF.MUL.16.N	Group floating-point multiply half nearest
GF.MUL.16.T	Group floating-point multiply half truncate
GF.MUL.16.X	Group floating-point multiply half exact
→ GF.MUL.32	Group floating-point multiply single
GF.MUL.32.C	Group floating-point multiply single ceiling
GF.MUL.32.F	Group floating-point multiply single floor
GF.MUL.32.N	Group floating-point multiply single nearest
GF.MUL.32.T	Group floating-point multiply single truncate
GF.MUL.32.X	Group floating-point multiply single exact
→ GF.MUL.64	Group floating-point multiply double

24. The Terpsichore manual, on page 130, describes an instruction format for the Group Floating-point instructions (including Multiply forms as well as Add and Divide forms), reproduced below. Similarly, the Zeus manual, for example on page 260, provides similar information.

Format

GF.op.prec.round rc=ra,rb




The operands of the Group Floating-point instructions (such as Multiply forms) include 'ra', 'rb', and 'rc'. As described in more detail in paragraphs 26(b)-26(c)ii of this declaration, contents of registers specified by the 'ra' and 'rb' operands are interpreted as respective collections of partitioned floating-point operands. The partitioned floating-point operands relating to 'ra' and 'rb' are pairwise multiplied together, and the results are concatenated and then stored in a register specified by the 'rc' operand.

25. The Terpsichore manual, on pages 24-25, describes registers referenced as operands of some instructions (such as Group Floating-point instructions, including Multiply forms as well as Add and Divide forms), as reproduced below (with annotations illustrating examples of an '*ra*' operand of '0' and an '*rb*' operand of '62'). Similarly the Zeus manual, for example on pages 19-20, provides similar information.

General Registers

Terpsichore user state includes 64 general registers. All are identical; there is no dedicated zero-valued register, and there are no dedicated floating-point registers.



The forgoing registers are included in register file 110 of Fig. 7 of the '840 patent.

26. The Terpsichore manual, on pages 130-131, describes a definition of various Group Floating-point instructions, including several Multiply forms. The definition is reproduced below, with annotations highlighting several elements that are discussed in the following sub-paragraphs concerning highlights of what one of ordinary skill in the art would understand from the description of the Terpsichore manual. Similarly, the Zeus manual, for example on page 260, provides similar information.

Definition

```

del GroupFloatingPoint(op,prec,round,ra,rb,rc) as
[2] → { a ← RegRead(ra, 128)
        b ← RegRead(rb, 128)
        for i ← 0 to 128-prec by prec
[4] → { ai ← F(prec,a,prec-1,i)
        bi ← F(prec,b,prec-1,i)
        if round≠NONE then
            if isSignallingNaN(ai) | isSignallingNaN(bi)
                raise FloatingPointException
            endif
            case op of
                F.DIV:
                    if bi=0 then
                        raise FloatingPointArithmetic
                    endif
                others:
            endcase
        endif
        case op of
            GF.ADD:
                ci ← ai+bi
[1] → GF.MUL:
[5] → ci ← ai*bi
            GF.DIV.:
                ci ← ai/bi
        endcase
        case op of
            GF.ADD, GF.MUL, GF.DIV:
[6] → ci+prec-1..i ← PackF(prec, ci)
        endcase
    endfor
endcase
case round of
    X:
    N:
    T:
    F:
    C:
    NONE:
endcase
if rc0 then
    raise ReservedInstruction
endif
[7] → RegWrite(rc, 128, c)
endcase
enddef

```

← [3]

- (a) The 'op' field of the instruction is decoded to distinguish a Multiply form (MUL) from an Add (ADD) or Divide (DIV) form, for example, as highlighted by annotation [1].
- (b) Source operands are read from pairs of registers, as specified by the 'ra' and 'rb' operands, into variables 'a' and 'b', respectively (see annotation [2]), such as including reading REG[0] into the least-significant 64 bits of 'a' and REG[1] into the most-significant 64 bits of 'a', when 'ra' is 0.

- (c) A *'for'* construct (see annotation [3]) specifies a number of evaluations of elements of the construct according to a *'prec'* operand that specifies a (floating-point) precision to interpret the operands.
- i. For example, if the *'prec'* operand is 16, then the *'for'* construct is evaluated with eight values for variable *'i'* (0, 16, 32, 48, 64, 80, 96, and 112), respectively. For another example, if the *'prec'* operand is 64, then the construct is evaluated with two values for *'i'* (0 and 64), respectively.
 - ii. Each evaluation begins by determining a partitioned floating-point value from each of the variables *'a'* and *'b'* (see annotation [4]) in accordance with the *'prec'* operand. For example, if the *'prec'* operand is 16, then for the evaluation where *'i'* is 0, a first partitioned floating-point value is determined from *'a'* from the least-significant 16 bits of *'a'*, or *'a_{15..0}'* as identified by the expression *'a_{i+prec-1..i}'* in the definition. Further in the evaluation where *'i'* is 0, a second floating-point value is determined from the least 16 bits of *'b'*. Continuing with the example, for the evaluation where *'i'* is 16, partitioned floating-point values are determined from the next-most-significant 16 bits of *'a'* and *'b'*, such that bits 31 to 16 determine the floating-point values. Further continuing with the example, for the evaluation where *'i'* is 112, partitioned floating-point values are determined from the most significant 16 bits of *'a'* and *'b'*. For another example of construct evaluations, if the *'prec'* operand is 64, then the *'for'* construct is evaluated with two values for *'i'* (0 and 64). Partitioned floating-point values are determined in the evaluation where *'i'* is 0 as the least-significant 64 bits of *'a'* and *'b'*, and in the evaluation where *'i'* is 64 as the most-significant 64 bits.
 - iii. The *'for'* construct processing continues by decoding a rounding mode and processing accordingly, and then decoding the *'op'* field of the instruction (see previously discussed annotation [1]).
 - iv. In the case of a Multiply form, the *'for'* construct processing continues by multiplying the partitioned floating-point values from *'a'* and *'b'* by each other (see annotation [5]). The multiplying is in accordance with floating-point multiplying.
 - v. The *'for'* construct processing completes by writing the result of the multiplies into appropriate bits of destination variable *'c'* (see annotation [6]) in accordance with the *'prec'* operand. The appropriate bit locations of *'c'* are identical to the bit locations of *'a'* and *'b'* that the partitioned floating-point values were determined from. For example, if the *'prec'* operand is 16, then for the evaluation where *'i'* is 0, the least-significant 16 bits (i.e. bits 15 to zero) of *'c'* are written, and for the evaluation where *'i'* is 16, the next-most-significant 16 bits (i.e. bits 31 to 16) of *'c'* are written. For the evaluation where *'i'* is 112, the most-significant bits (i.e. bits 127 to 112) of *'c'* are written.

Supplemental Declaration of Korbin S Van Dyke

- vi. Note that each evaluation of the '*for*' construct is independent of the other evaluations, serving to operate on different unique and non-overlapping partitioned fields of the operands. Thus each evaluation is performable in parallel with the other evaluations, sequentially with the other evaluations, or any combination thereof.

- (d) After completion of the '*for*' construct, processing completes by writing '*c*' into a pair of registers, as specified by the '*rc*' operand (see annotation [7]).

One of ordinary skill in the art would readily understand that the computation of the floating-point multiplies would occur in ALU 102 of Fig. 7.

27. Thus the Group Floating-point Multiply instructions are described in the Terpsichore manual (and also the Zeus manual) as interpreting contents of two source registers as respective pluralities of floating-point operands that are multiplied together, producing a plurality of products as results. The results are concatenated together and stored in a register specified by a third operand.

28. At least the Terpsichore manual pages 19-21, 24-25, 29, 47-48, and 129-131 describe all elements of claim 9 and substantially similar claim 18 (as amended), as described in more detail in paragraphs 29-32 of this declaration. Similarly, at least the Zeus manual pages 14-16, 19-20, 23-24, 55, and 258-260 describe all elements of claim 9 and substantially similar claim 18 (as amended).

29. The element (of claim 9) decoding a second single instruction specifying a register containing a first plurality of floating-point operands and another register containing a second plurality of floating-point operands is described by the Terpsichore manual, for example as annotated and discussed by paragraphs 21-27 of this declaration. Each of the Group Floating-point Multiply instructions is an exemplary single instruction that specifies registers containing respective pluralities of floating-point operands, via, for example, the '*ra*', and '*rb*' operands. See paragraphs 26(b) and 26(c)ii of this declaration for additional detailed discussion. As discussed in paragraph 22 of this declaration, an execution unit is clearly disclosed that is operable as claimed in this element of claim 9, as well as the other elements of claim 9 discussed in the following paragraphs.

30. The element multiplying the first plurality of floating-point operands by the second plurality of floating-point operands to produce a plurality of products is described by the Terpsichore manual, for example as annotated and discussed in paragraphs 21-27 of this declaration. Each of the Group Floating-point Multiply instructions is operable to perform a floating-point multiply on operands from registers specified by '*ra*' and '*rb*'. See paragraph 26(c)iv of this declaration for additional detailed discussion.

31. The element providing the plurality of products to partitioned fields of a result register as a concatenated result is described by the Terpsichore manual, for example as annotated and discussed in paragraphs 21-27 of this declaration. Each of the Group Floating-point Multiply instructions is operable to produce products into fields of bits of result registers via, for

Supplemental Declaration of Korbin S Van Dyke

example, the 'rc' operand. See paragraphs 26(c)v and 26(d) of this declaration for additional detailed discussion.

32. Thus every element of claim 9 and substantially similar claim 18 (as amended) are described at least by the Terpsichore manual on pages 19-21, 24-25, 29, 47-48, and 129-131. In addition, every element of claim 9 and substantially similar claim 18 are also described at least by the Zeus manual on pages 14-16 (describing floating-point data formats), pages 19-20 (describing general registers), pages 23-24 and 55 (describing floating-point arithmetic hardware), and pages 258-260 (a definition for Ensemble Floating-point instructions, including Multiply forms).

Claims 33 and 40

33. The Terpsichore manual describes all of the aforementioned elements of claim 33 (and the substantially similar aforementioned elements of claim 40), on at least pages 24-26 and 150-157, describing Store Immediate instructions such as various forms of Store Multiplex Immediate instructions. The Zeus manual describes all of the elements of claim 33 (and the substantially similar aforementioned elements of claim 40), on at least pages 19-21, 123-125, and 128-130.

34. Claim 33 is dependent upon claim 28, and context associated with the element (of claim 33) the first and second operands is from claim 28, reproduced below (as amended):

{claim 28} A method for processing data in a programmable processor, the method comprising:
 decoding a single instruction for performing a bitwise insert operation on data in at least one register in a register file within the programmable processor, the bitwise insert operation operating on a first operand and a second operand stored in the at least one register in the register file, wherein each bit in the second operand is individually selectable as either having a first predetermined value or a second predetermined value; and
 for each bit in the first operand, the bitwise insert operation inserting the bit into a corresponding bit position in a destination value if a corresponding bit in the second operand has the first predetermined value.

35. As is described in more detail in paragraphs 36-39 of this declaration, the Terpsichore manual, on at least pages 24-26 and 150-157, describes all of the limitations of claim 28, in addition to claim 33, with respect to several variations of Store and Store Immediate instructions, including Store Multiplex and Store Multiplex Immediate forms. The initial Van Dyke declaration, in paragraphs 22-28, discusses selected portions of those pages. Similarly, at least the Zeus manual pages 19-21, 123-125, and 128-130 describe all elements of claims 28 and 33.

36. The element of (claim 28) decoding a single instruction for performing a bitwise insert operation on data in at least one register in a register file within the programmable processor, the bitwise insert operation operating on a first operand and a second operand stored

Supplemental Declaration of Korbin S Van Dyke

in the at least one register in the register file, wherein each bit in the second operand is individually selectable as either having a first predetermined value or a second predetermined value is described by the Terpsichore manual, as annotated and discussed in paragraphs 22-28 of the initial Van Dyke declaration. Each of the Store Multiplex Immediate instructions is a single instruction, as evidenced at least by the dedicated operation codes “S.MUX.64.B.A.I” and “S.MUX.64.L.A.I”. Each of the Store Multiplex Immediate instructions is for performing a bitwise insert operation, since the combination of bit-wise logical-AND and bit-wise logical OR described for computing the store value results in insertion of a bit in place of another bit, e.g. “insertion” (see paragraph 27 of the initial Van Dyke declaration). The claimed at least one register corresponds to the register pair identified by the ‘rb’ operand (see paragraph 26 of the initial Van Dyke declaration). The claimed first and second operands correspond respectively to the odd- and even-numbered registers of the register pair. There are no stated restrictions on values for the second operand, and therefore as claimed, each bit in the second operand is individually selectable as having either a first or a second predetermined value.

37. The element (of claim 28) for each bit in the first operand, the bitwise insert operation inserting the bit into a corresponding bit position in a destination value if a corresponding bit in the second operand has the first predetermined value is described by the Terpsichore manual, as annotated and discussed in paragraphs 22-28 of the initial Van Dyke declaration. As discussed in paragraph 27 of the initial Van Dyke declaration, a store value is determined by bit-wise multiplexing (e.g. “inserting”) between a first data input and a second data input, based on a control input. The second data input is from memory. The first data input is the upper 64 bits of a value identified in the Terpsichore manual as ‘m’, and the control input is the lower 64 bits of ‘m’. As discussed in paragraph 26 of the initial Van Dyke declaration, the upper 64 bits of ‘m’ are obtained from the odd-numbered register identified by ‘rb’, corresponding to the claimed first operand. Further the lower 64 bits of ‘m’ are obtained from the even-numbered register identified by ‘rb’, corresponding to the claimed second operand.

38. Therefore, according to the discussion in paragraphs 36-37 of this declaration, the element (of claim 33) wherein each of the first and second operands has a width of 64 bits the first operand corresponds to the upper 64 bits of ‘m’ that are obtained from the odd-numbered register identified by ‘rb’. The second operand corresponds to the lower 64 bits of ‘m’ that are obtained from the even-numbered register identified by ‘rb’. Thus both the first and the second operands are described as having a width of 64 bits.

39. Thus every element of claim 33 is described at least by the Terpsichore manual on pages 24-26 and 150-157. In addition, every element of claim 33 is also described at least by the Zeus manual on pages 19-21, 123-125, and 128-130.

40. Claim 40 is dependent upon claim 35, and context associated with the element (of claim 40) the first and second operands is from claim 35, reproduced below (as amended):

{claim 35} A computer-readable storage medium having stored therein a plurality of instructions that cause a programmable processor to perform operations on data in the programmable processor, the plurality of instructions comprising:

Supplemental Declaration of Korbin S Van Dyke

an instruction that causes the processor to perform a bitwise insert operation on data in at least one register in a register file within the programmable processor, the bitwise insert operation operating on a first operand and a second operand stored in the at least one register in the register file, wherein each bit in the second operand is individually selectable as either having a first predetermined value or a second predetermined value; and

wherein for each bit in the first operand, the bitwise insert operation inserts the bit into a corresponding bit position in a destination value if a corresponding bit in the second operand has the first predetermined value.

41. Claim 35 (a computer-readable storage medium claim) is substantially similar to claim 28 (a method claim), and as previously discussed, claim 40 is substantially similar to claim 33. Therefore paragraphs 33-39 in this declaration concerning claim 33 and parent claim 28 are also applicable to claim 40 and parent claim 35. Thus every element of claim 40 is described at least by the Terpsichore manual on pages 24-26 and 150-157. In addition, every element of claim 40 is also described at least by the Zeus manual on pages 19-21, 123-125, and 128-130.

Claims 34 and 41

42. The Terpsichore manual describes all of the aforementioned elements of claim 34 (and the substantially similar aforementioned elements of claim 41), on at least pages 19-21, 24-25, 29, 47-48, and 129-131, describing Group Floating-point instructions such as various forms of Group Floating-point Add, Divide, and Multiply instructions. Paragraphs 43-50 of this declaration discuss selected portions of those pages. Paragraphs 51-52 of this declaration describe how the elements of claim 34 (and the substantially similar aforementioned elements of claim 41) are described by those pages. The Zeus manual describes all of the elements of claim 34 (and the substantially similar aforementioned elements of claim 41), on at least pages 14-16, 19-20, 23-24, 55, and 258-260.

43. As discussed in more detail in paragraph 21 of this declaration, the '840 and the '599 patents describe various floating-point data sizes.

44. As discussed in more detail in paragraph 22 of this declaration, the '840 and the '599 patents describe various floating-point hardware capabilities.

45. The Terpsichore manual describes several types and variations of Group Floating-point instructions, such as Group Floating-point Add (e.g. GF.ADD.64), Divide (e.g. GF.DIV.32), and Multiply (e.g. GF.MUL.16) instructions, as described on pages 129-131, and reproduced below (excerpted and annotations added). Similarly, the Zeus manual, for example on pages 258-260, provides similar information.

Group Floating-point

These operations take two values from registers, perform floating-point arithmetic on groups of bits in the operands, and place the concatenated results in a register.

Operation codes

→ GF.ADD.64	Group floating-point add double
GF.ADD.64.C	Group floating-point add double ceiling
GF.ADD.64.F	Group floating-point add double floor
GF.ADD.64.N	Group floating-point add double nearest
GF.ADD.64.T	Group floating-point add double truncate
GF.ADD.64.X	Group floating-point add double exact
GF.DIV.16	Group floating-point divide half
GF.DIV.16.C	Group floating-point divide half ceiling
GF.DIV.16.F	Group floating-point divide half floor
GF.DIV.16.N	Group floating-point divide half nearest
GF.DIV.16.T	Group floating-point divide half truncate
GF.DIV.16.X	Group floating-point divide half exact
→ GF.DIV.32	Group floating-point divide single
GF.DIV.32.C	Group floating-point divide single ceiling
GF.DIV.32.F	Group floating-point divide single floor
GF.DIV.32.N	Group floating-point divide single nearest
GF.DIV.32.T	Group floating-point divide single truncate
GF.DIV.32.X	Group floating-point divide single exact
GF.DIV.64	Group floating-point divide double
GF.DIV.64.C	Group floating-point divide double ceiling
GF.DIV.64.F	Group floating-point divide double floor
GF.DIV.64.N	Group floating-point divide double nearest
GF.DIV.64.T	Group floating-point divide double truncate
GF.DIV.64.X	Group floating-point divide double exact
→ GF.MUL.16	Group floating-point multiply half
GF.MUL.16.C	Group floating-point multiply half ceiling
GF.MUL.16.F	Group floating-point multiply half floor

46. As discussed in paragraph 24 of this declaration, the '840 and the '599 patents describe an instruction format for the Group Floating-point instructions (including Add, Divide, and Multiply forms).

Supplemental Declaration of Korbin S Van Dyke

47. As discussed in paragraph 25 of this declaration, the '840 and the '599 patents describe registers referenced as operands of some instructions (such as Group Floating-point Add, Divide, and Multiply instructions).

48. As discussed in paragraph 26 of this declaration, the '840 patent and the '599 patent describe definitions of various Group Floating-point instructions, including several Multiply forms. In addition, Add and Divide forms of Group Floating-point instructions are described by the '840 patent and the '599 patent, as evidenced by the following excerpt from page 131 of the Terpsichore manual:

```
case op of
  GF.ADD:
    ci ← ai+bi
  GF.MUL:
    ci ← ai*bi
  GF.DIV.:
    ci ← ai/bi
endcase
```

Similarly, the Zeus manual, for example on page 260, provides similar information.

49. The discussion of Multiply forms of Group Floating-point instructions in subparagraphs 26(a)-26(d) of this declaration is generally applicable to Add and Divide forms, as well. Rather than multiplying the partitioned floating-point values (as discussed in subparagraph 26(c)iv of this declaration), the floating-point values are added (Add form) or divided (Divide form).

50. Thus the Group Floating-point instructions of Add, Divide, and Multiply forms are described in the Terpsichore manual (and also the Zeus manual) as interpreting contents of two source registers as respective pluralities of floating-point operands that are added, divided, or multiplied together, respectively, producing a plurality of floating-point results that are concatenated together and stored in a register specified by a third operand.

51. The element (of claim 34) a step of executing a plurality of different group floating-point arithmetic operations that arithmetically operate on multiple floating-point operands stored in partitioned fields of registers in the register file to produce a catenated result that is returned to a register in the register file, wherein the catetated result comprises a plurality of individual floating-point results is described by the Terpsichore manual, for example as annotated and discussed in paragraphs 43-50 of this declaration. The Add, Divide, and Multiply forms of Group Floating-point instructions are exemplary instructions that embody arithmetic operations that operate on multiple floating-point operands, for example as specified by the 'ra', and 'rb' operands. Results of the arithmetic operations are returned, for example, to result registers specified by the 'rc' operand. As discussed in paragraph 22 of this declaration, an execution unit is clearly disclosed that is operable as claimed in claim 25.

52. Thus every element of claim 34 and substantially similar claim 41 (as amended) are described at least by the Terpsichore manual on pages 19-21, 24-25, 29, 47-48, and 129-131. In addition, every element of claim 34 and substantially similar claim 41 are also described at

Supplemental Declaration of Korbin S Van Dyke

least by the Zeus manual on pages 14-16 (describing floating-point data formats), pages 19-20 (describing general registers), pages 23-24 and 55 (describing floating-point arithmetic hardware), and pages 258-260 (a definition for Ensemble Floating-point instructions, including Add, Divide, and Multiply forms).

Summary and Closing:

53. The '840 patent, including the Terpsichore manual, provides sufficient information in sufficient detail describing the claimed invention (as amended) of the 10/757,866 patent application, that one of ordinary skill in the art would reasonably conclude that the inventors had possession of the claimed invention at the time of filing the '840 patent. Further, the '840 patent, including the Terpsichore manual, provides sufficient information regarding the subject matter of the claimed invention (as amended) of the 10/757,866 patent application to enable one of ordinary skill in the pertinent art to make and use the claimed invention without undue experimentation. In addition, the '599 patent, including the Zeus manual, provides sufficient information in sufficient detail describing the claimed invention (as amended) of the 10/757,866 patent application, that one of ordinary skill in the art would reasonably conclude that the inventors had possession of the claimed invention at the time of filing the '599 patent. Further, the '599 patent, including the Zeus manual, provides sufficient information regarding the subject matter of the claimed invention (as amended) of the 10/757,866 patent application to enable one of ordinary skill in the pertinent art to make and use the claimed invention without undue experimentation.

54. Therefore, I believe that each of the '840 patent, including the Terpsichore manual, and the '599 patent, including the Zeus manual, provide adequate written description and enablement as required by 35 USC § 112 for the limitations of claims 9, 18, 33, 34, 40, and 41 (as amended) of the 10/757,866 patent application, as discussed in paragraph 3 of this declaration.

55. I have had no communication with any of the inventors of the 10/757,866 patent application (Craig Hansen and John Moussouris) relating to any material in this declaration.

56. I have been hired as a consultant in connection with procedures before the United States Patent and Trademark Office (USPTO) regarding patents and patent applications assigned to Microunity Systems Engineering, Inc., including the media processor patent application. I am being compensated for my services at the rate of \$325/hour. Other than acting as a consultant in connection with procedures before the USPTO, I have no interest or connection with Microunity Systems Engineering, Inc.

57. During my evaluation of the media processor patent application, I have been impressed by the thoroughness and overall high-quality of the Terpsichore and Zeus manuals. The manuals provide clear and unambiguous descriptions of media processing systems and are thorough and well-written. The manuals provide comprehensive descriptions of instructions in complete architectural detail. The information in the manuals would have been readily understood and easily accessible to software engineers coding the media processing systems, and hardware engineers implementing microprocessors for use in the media processing systems, and that is exactly what architecture reference manuals should be. This is not surprising, since the

Supplemental Declaration of Korbin S Van Dyke

'840 patent and the '599 patent each include an architecture manual that is intended to enable hardware engineers to do exactly that – design, build, and implement a media processor that would include circuitry for the claim limitations set forth in paragraph 3 of this declaration, as described in the Terpsichore and the Zeus architecture manuals.

Supplemental Declaration of Korbin S Van Dyke

58. I hereby declare that all statements made herein are of my own knowledge are true and that all statements made on information and belief are believed to be true; and further that these statements were made with the knowledge that willful false statements and the like so made are punishable by fine or imprisonment, or both, under Section 1001 Title 18 of the United States Code and that such willful false statements may jeopardize the validity of the application or any patent issuing therefrom.

Date: 5/2/2008

Korbin Van Dyke: K. Van Dyke


Address: 3343 Little Valley Rd.
Sunol, CA 94586

Terpsichore System Architecture


Wed, Aug 2, 1995

Octlet

An octlet is the catenation of 64 bits, and is the concatenation of eight bytes:

Hexlet

A hexlet is the catenation of 128 bits, and is the concatenation of sixteen bytes:

Address

Terpsichore addresses are octlet quantities.

Floating-point Data

Terpsichore's floating-point formats are designed to satisfy ANSI/IEEE standard 754-1985: Binary Floating-point Arithmetic. Standard 754 leaves certain aspects to the discretion of the implementor:

Terpsichore adds additional half-precision and quad-precision formats to standard 754's single-precision and double-precision formats. Terpsichore's double-precision satisfies standard 754's precision requirements for a single-extended format, and Terpsichore's quad-precision satisfies standard 754's precision requirements for a double-extended format.

Quiet NaN values are denoted by any sign bit value, an exponent field of all one bits, and a non-zero significand with the most significant bit cleared. Quiet NaN

Terpsichore System Architecture


Wed, Aug 2, 1995

values generated by default exception handling of standard operations have a zero sign bit, an exponent field of all one bits, and a significand field with the most significant bit cleared, the next-most significant bit set, and all other bits cleared.


Signaling NaN values are denoted by any sign bit value, an exponent field of all one bits, and a non-zero significand with the most significant bit set.

Half-precision Floating-point


Terpsichore half precision uses a format similar to standard 754's requirements, reduced to a 16-bit overall format. The format contains sufficient precision and exponent range to hold a 12-bit signed integer.

Single-precision Floating-point

Terpsichore single precision satisfies standard 754's requirements for "single."

Double-precision Floating-point

Terpsichore double precision satisfies standard 754's requirements for "double."




Terpsichore System Architecture

Wed, Aug 2, 1995

Quad-precision Floating-point


Terpsichore quad precision satisfies standard 754's requirements for "double extended," but has additional significand precision to use 128 bits.



Terpsichore System Architecture

Wed, Aug 2, 1995


The gateway contains two data items within its structure, a code address and a data address:

User state

The user state consists of hardware data structures that are accessible to all conventional compiled code. The Terpsichore user state is designed to be as regular as possible, and consists only of the general registers, the program counter, and virtual memory. There are no specialized registers for condition codes, operating modes, rounding modes, integer multiply/divide, or floating-point values.

General Registers

Terpsichore user state includes 64 general registers. All are identical; there is no dedicated zero-valued register, and there are no dedicated floating-point registers.

Definition

```

def val ← RegRead(rn, size)
  case size of
    64:
      val ← REG[rn]
    128:
      if rn0 then
        raise ReservedInstruction
      endif
      val ← REG[rn+1] || REG[rn]
  endcase
enddef

```


Terpsichore System Architecture

Wed, Aug 2, 1995

```

def RegWrite(rn, size, val)
  case size of
    64:
      REG[rn] ← val63..0
    128:
      if rn0 then
        raise ReservedInstruction
      endif
      REG[rn+1] ← val127..64
      REG[rn] ← val63..0
  endcase
enddef

```

Program Counter

The program counter contains the address of the currently executing instruction. This register is implicitly manipulated by branch instructions, and read by branch instructions that save a return address in a general register.

Privilege Level

The privilege level register contains the privilege level of the currently executing instruction. This register is implicitly manipulated by branch gateway and branch down instructions, and read by branch gateway instructions that save a return address in a general register.

Program Counter and Privilege Level

The program counter and privilege level may be packed into a single octlet. This combined data structure is saved by the Branch Gateway instruction and restored by the Branch Down instruction.

System state

The system state consists of the facilities not normally used by conventional compiled code. These facilities provide mechanisms to execute such code in a fully virtual environment. All system state is memory mapped, so that it can be manipulated by compiled code.

Fixed-point

Terpsichore provides load and store instructions to move data between memory and the registers, branch instructions to compare the contents of registers and to transfer control from one code address to another, and arithmetic operations to perform computation on the contents of registers, returning the result to registers.

Load and Store

The load and store instructions move data between memory and the registers. When loading data from memory into a register, values are zero-extended or sign-extended to fill the register. When storing data from a register into memory, values are truncated on the left to fit the specified memory region.

Load and store instructions that specify a memory region of more than one byte may use either little-endian or big-endian byte ordering; the size and ordering are explicitly specified in the instruction. Regions larger than one byte may be either aligned to addresses that are an even multiple of the size of the region, or of unspecified alignment; alignment checking is also explicitly specified in the instruction.

The load and store instructions are used for fixed-point data as well as floating-point and digital signal processing data; Terpsichore has a single bank of registers for all data types.

Swap instructions provide multithread and multiprocessor synchronization, using indivisible operations: add-and-swap, compare-and-swap, and multiplex-and-swap. A store-multiplex operation provides the ability to indivisibly write to a portion of an octlet. These instructions always operate on aligned octlet data, using either little-endian or big-endian byte ordering.

Branch Conditionally

The fixed-point compare-and-branch instructions provide all arithmetic tests for equality and inequality of signed and unsigned fixed-point values. Tests are performed either between two operands contained in general registers, or on the bitwise and of two operands. Depending on the result of the compare, either a branch is taken, or not taken. A taken branch causes an immediate transfer of the program counter to the target of the branch, specified by a 12-bit signed offset from the location of the branch instruction. A non-taken branch causes no transfer; execution continues with the following instruction.

Branch Unconditionally

Other branch instructions provide for unconditional transfer of control to addresses too distant to be reached by a 12-bit offset, and to transfer to a target while placing the location following the branch into a register. The branch through gateway instruction provides a secure means to access code at a higher privilege level, in a form similar to a normal procedure call.

Terpsichore System Architecture

Wed, Aug 2, 1995

Arithmetic Operations

The operations supported in hardware are floating-point add, subtract, multiply, divide, and square root. Other operations required by the ANSI/IEEE floating-point standard are provided by software libraries.

The operations explicitly specify the precision of the operation, and round the result to the specified precision at the conclusion of each operation.

A single instruction provides a floating-point multiply with the result fed into a floating-point add. The result is computed as if the multiply is performed to infinite precision, added as if in infinite precision, then rounded. This operation is a particularly good match to the needs of vector linear algebra routines.

Rounding

Rounding is specified within the instructions explicitly, to avoid maintaining explicit state for a rounding mode.

Exceptions

All the mandated floating-point exception conditions cause a trap when they occur; maintenance of sticky and other status bits may be performed using software routines. Because the floating-point inexact exception may be very frequent, this exception only occurs when specified in the instruction explicitly. Arithmetic operations may also specify that all exceptions are to be handled by default, generating special results instead of traps.

Digital Signal Processing

The Terpsichore processor provides a set of operations that maintain the fullest possible use of 64- and 128-bit data paths when operating on lower-precision fixed-point or floating-point vector values. These operations are useful for several application areas, including digital signal processing, image processing, and synthetic graphics. The basic goal of these operations is to accelerate the performance of algorithms that exhibit the following characteristics:

Low-precision arithmetic

The operands and intermediate results are fixed-point values represented in no greater than 64 bit precision. For floating-point arithmetic, operands and intermediate results are of 16, 32, or 64 bit precision.

The use of fixed-point arithmetic permits various forms of operation reordering that are not permitted in floating-point arithmetic. Specifically, commutativity and associativity, and distribution identities can be used to reorder operations. Compilers can evaluate operations to determine what intermediate precision is required to get the specified arithmetic result.

Terpsichore System Architecture

Wed, Aug 2, 1995

branch predicts that a future execution of the same branch will be taken. More elaborate prediction may cache the source and target addresses of multiple branches, both conditional and unconditional, and both forward and reverse.

The hardware prediction mechanism is tuned for optimizing conditional branches that close loops or express frequent alternatives, and will generally require substantially more cycles when executing conditional branches whose outcome is not predominately taken or not-taken. For such cases of unpredictable conditional results, the use of code which avoids conditional branches in favor of the use of set on compare and multiplex instructions may result in greater performance.

Where the above technique may not be applicable, a Euterpe pipeline may ensure that conditional branches which have a small positive offset be handled as if the branch is always predicted to be not taken, with the recovery of a misprediction causing cancellation of the instructions which have already been issued but not completed which would be skipped over by the taken conditional branch. This "conditional-skip" optimization is performed by the Euterpe implementation and requires no specific architectural feature to access or implement.

A Euterpe pipeline may also perform "branch-return" optimization, in which a branch-and-link instruction saves a branch target address which is used to predict the target of the next branch-register instruction. This optimization may be implemented with a depth of one (only one return address kept), or as a stack of finite depth, where a branch and link pushes onto the stack, and a branch-register pops from the stack. This optimization can eliminate the misprediction cost of simple procedure calls, as the calling branch is susceptible to hardware prediction, and the returning branch is predictable by the branch-return optimization. Like the conditional-skip optimization described above, this feature is performed by the Euterpe implementation and requires no specific architectural feature to access or implement.

Additional Load and Execute Resources

Studies of the dynamic distribution of Euterpe instructions on various benchmark suites indicate that the most frequently-issued instruction classes are load instructions and execute instructions. In a high-performance Euterpe implementation, it is advantageous to consider execution pipelines in which the ability to target the machine resources toward issuing load and execute instructions is increased.

One of the means to increase the ability to issue execute-class instructions is to provide the means to issue two execute instructions in a single-issue string. The execution unit actually requires several distinct resources, so by partitioning these resources, the issue capability can be increased without increasing the number of functional units, other than the increased register file read and write ports. The partitioning favored for the initial implementation places all instructions that involve shifting and shuffling in one execution unit, and all instructions that involve multiplication, including fixed-point and floating-point multiply and add in another unit. Resources used for implementing add, subtract, and bitwise logical operations may be duplicated, being modest in size compared to the shift and

multiply units, or shared between the two units, as the operations have low-enough latency that two operations might be pipelined within a single issue cycle. These instructions must generally be independent, except perhaps that two simple add, subtract, or bitwise logical may be performed dependently, if the resources for executing simple instructions are shared between the execution units.

One of the means to increase the ability to issue load-class instructions is to provide the means to issue two load instructions in a single-issue string. This would generally increase the resources required of the data fetch unit and the data cache, but a compensating solution is to steal the resources for the store instruction to execute the second load instruction. Thus, a single-issue string can then contain either two load instructions, or one load instruction and one store instruction, which uses the same register read ports and address computation resources as the basic 5-instruction string. This capability also may be employed to provide support for unaligned load and store instructions, where a single-issue string may contain as an alternative a single unaligned load or store instruction which uses the resources of the two load-class units in concert to accomplish the unaligned memory operation.

Result Forwarding

When temporally adjacent instructions are executed by separate resources, the results of the first instruction must generally be forwarded directly to the resource used to execute the second instruction, where the result replaces a value which may have been fetched from a register file. Such forwarding paths use significant resources. A Terpsichore implementation must generally provide forwarding resources so that dependencies from earlier instructions within a string are immediately forwarded to later instructions, except between a first and second execution instruction as described above. In addition, when forwarding results from the execution units back to the data fetch unit, additional delay may be incurred.

Terpsichore System Architecture

Wed, Aug 2, 1995

Group Floating-point

These operations take two values from registers, perform floating-point arithmetic on groups of bits in the operands, and place the concatenated results in a register.

Operation codes

GF.ADD.13	Group floating-point add half
GF.ADD.16.C	Group floating-point add half ceiling
GF.ADD.16.F	Group floating-point add half floor
GF.ADD.16.N	Group floating-point add half nearest
GF.ADD.16.T	Group floating-point add half truncate
GF.ADD.16.X	Group floating-point add half exact
GF.ADD.32	Group floating-point add single
GF.ADD.32.C	Group floating-point add single ceiling
GF.ADD.32.F	Group floating-point add single floor
GF.ADD.32.N	Group floating-point add single nearest
GF.ADD.32.T	Group floating-point add single truncate
GF.ADD.32.X	Group floating-point add single exact
GF.ADD.64	Group floating-point add double
GF.ADD.64.C	Group floating-point add double ceiling
GF.ADD.64.F	Group floating-point add double floor
GF.ADD.64.N	Group floating-point add double nearest
GF.ADD.64.T	Group floating-point add double truncate
GF.ADD.64.X	Group floating-point add double exact
GF.DIV.16	Group floating-point divide half
GF.DIV.16.C	Group floating-point divide half ceiling
GF.DIV.16.F	Group floating-point divide half floor
GF.DIV.16.N	Group floating-point divide half nearest
GF.DIV.16.T	Group floating-point divide half truncate
GF.DIV.16.X	Group floating-point divide half exact
GF.DIV.32	Group floating-point divide single
GF.DIV.32.C	Group floating-point divide single ceiling
GF.DIV.32.F	Group floating-point divide single floor
GF.DIV.32.N	Group floating-point divide single nearest
GF.DIV.32.T	Group floating-point divide single truncate
GF.DIV.32.X	Group floating-point divide single exact
GF.DIV.64	Group floating-point divide double
GF.DIV.64.C	Group floating-point divide double ceiling
GF.DIV.64.F	Group floating-point divide double floor
GF.DIV.64.N	Group floating-point divide double nearest
GF.DIV.64.T	Group floating-point divide double truncate
GF.DIV.64.X	Group floating-point divide double exact
GF.MUL.16	Group floating-point multiply half
GF.MUL.16.C	Group floating-point multiply half ceiling
GF.MUL.16.F	Group floating-point multiply half floor

Terpsichore System Architecture


Wed, Aug 2, 1995

GF.MUL.16.N	Group floating-point multiply half nearest
GF.MUL.16.T	Group floating-point multiply half truncate
GF.MUL.16.X	Group floating-point multiply half exact
GF.MUL.32	Group floating-point multiply single
GF.MUL.32.C	Group floating-point multiply single ceiling
GF.MUL.32.F	Group floating-point multiply single floor
GF.MUL.32.N	Group floating-point multiply single nearest
GF.MUL.32.T	Group floating-point multiply single truncate
GF.MUL.32.X	Group floating-point multiply single exact
GF.MUL.64	Group floating-point multiply double
GF.MUL.64.C	Group floating-point multiply double ceiling
GF.MUL.64.F	Group floating-point multiply double floor
GF.MUL.64.N	Group floating-point multiply double nearest
GF.MUL.64.T	Group floating-point multiply double truncate
GF.MUL.64.X	Group floating-point multiply double exact

	op	prec				round/trap
add	ADD	16	32	64	128	NONE C F N T X
divide	DIV	16	32	64	128	NONE C F N T X
multiply	MUL	16	32	64	128	NONE C F N T X

Format

GF.op.prec.round rc=ra,rb

Description

The contents of registers ra and rb are combined using the specified floating-point operation. The result is placed in register rc. The operation is rounded using the specified rounding option or using round-to-nearest if not specified. If a rounding option is specified, the operation raises a floating-point exception if a floating-point invalid operation, divide by zero, overflow, or underflow occurs, or when specified, if the result is inexact. If a rounding option is not specified, floating-point exceptions are not raised, and are handled according to the default rules of IEEE 754.

Definition

```

def GroupFloatingPoint(op.prec.round,ra,rb,rc) as
  a ← RegRead(ra, 128)
  b ← RegRead(rb, 128)
  for i ← 0 to 128-prec by prec
    ai ← F(prec,ai+prec-1..i)
    bi ← F(prec,bi+prec-1..i)
    if round≠NONE then

```

Terpsichore System Architecture

Wed, Aug 2, 1995

```

    if isSignallingNaN(ai) ! isSignallingNaN(bi)
        raise FloatingPointException
    endif
    case op of
        F.DIV:
            if bi=0 then
                raise FloatingPointArithmetic
            endif
        others:
        endcase
    endif
    case op of
        GF.ADD:
            ci ← ai+bi
        GF.MUL:
            ci ← ai*bi
        GF.DIV.:
            ci ← ai/bi
    endcase
    case op of
        GF.ADD, GF.MUL, GF.DIV.:
            ci+prec-1..i ← PackF(prec, ci)
    endcase
endfor
endcase
case round of
    X:
    N:
    T:
    F:
    C:
    NONE:
endcase
if rc0 then
    raise ReservedInstruction
endif
RegWrite(rc, 128, c)
endcase
enddef

```

Exceptions

Reserved instruction
 Floating-point arithmetic



Store

These operations add the contents of two registers to produce a virtual address, and store the contents of a register into memory.

Operation codes

S.8 ⁴⁶	Store byte
S.16.B	Store double big-endian
S.16.B.A	Store double big-endian aligned
S.16.L	Store double little-endian
S.16.L.A	Store double little-endian aligned
S.32.B	Store quadlet big-endian
S.32.B.A	Store quadlet big-endian aligned
S.32.L	Store quadlet little-endian
S.32.L.A	Store quadlet little-endian aligned
S.64.B	Store octlet big-endian
S.64.B.A	Store octlet big-endian aligned
S.64.L	Store octlet little-endian
S.64.L.A	Store octlet little-endian aligned
S.128.B	Store hexlet big-endian
S.128.B.A	Store hexlet big-endian aligned
S.128.L	Store hexlet little-endian
S.128.L.A	Store hexlet little-endian aligned
S.AAS.64.B.A	Store add-and-swap octlet big-endian aligned
S.AAS.64.L.A	Store add-and-swap octlet little-endian aligned
S.CAS.64.B.A	Store compare-and-swap octlet big-endian aligned
S.CAS.64.L.A	Store compare-and-swap octlet little-endian aligned
S.MAS.64.B.A	Store multiplex-and-swap octlet big-endian aligned
S.MAS.64.L.A	Store multiplex-and-swap octlet little-endian aligned
S.MUX.64.B.A	Store multiplex octlet big-endian aligned
S.MUX.64.L.A	Store multiplex octlet little-endian aligned

size	ordering	alignment
8		
16 32 64 128	L B	
16 32 64 128	L B	A


⁴⁶S.8 need not specify byte ordering, nor need it specify alignment checking, as it stores a single byte.

Terpsichore System Architecture

Wed, Aug 2, 1995

Format

op ra,rb,rc

Description

A virtual address is computed from the sum of the contents of register ra and register rb. The contents of register rc, treated as the size specified, is stored in memory using the specified byte order.

If alignment is specified, the computed virtual address must be aligned, that is, it must be an exact multiple of the size expressed in bytes. If the address is not aligned an "access disallowed by virtual address" exception occurs.

Definition

```
def Store(op,ra,rb,rc) as
  case op of
    S8,
    S16L, S16LA, S16B, S16BA,
    S32L, S32LA, S32B, S32BA,
    S64L, S64LA, S64B, S64BA,
    S128L, S128LA, S128B, S128BA:
      function ← NONE
    SAAS64BA, SAAS64LA:
      function ← AAS
    SCAS64BA, SCAS64LA:
      function ← CAS
    SMAS64BA, SMAS64LA:
      function ← MAS
    SMUX64BA, SMUX64LA:
      function ← MUX
  endcase
  case op of
    S8:
      size ← 8
    S16L, S16LA, S16B, S16BA:
      size ← 16
    S32L, S32LA, S32B, S32BA:
      size ← 32
    S64L, S64LA, S64B, S64BA,
    SAAS64BA, SAAS64LA:
      size ← 64
    SCAS64BA, SCAS64LA, SMAS64BA, SMAS64LA, SMUX64BA, SMUX64LA:
      size ← 64
    S128L, S128LA, S128B, S128BA:
      size ← 128
  endcase
  case op of
    S8,
    S16L, S16LA, S16B, S16BA,
    S32L, S32LA, S32B, S32BA,
```

Terpsichore System Architecture

Wed, Aug 2, 1995

```

S64L, S64LA, S64B, S64BA,
SAAS64BA, SAAS64LA:
  rsize ← 64
SCAS64BA, SCAS64LA, SMAS64BA, SMAS64LA, SMUX64BA, SMUX64LA:
  rsize ← 128
S128L, S128LA, S128B, S128BA:
  rsize ← 128
endcase
case op of
  S8:
    align ← undefined
    S16L, S32L, S64L, S128L,
    S16B, S32B, S64B, S128B:
      align ← false
    S16LA, S32LA, S64LA, S128LA,
    S16BA, S32BA, S64BA, S128BA,
    SAAS64BA, SAAS64LA, SCAS64BA, SCAS64LA,
    SMAS64BA, SMAS64LA, SMUX64BA, SMUX64LA:
      align ← true
endcase
case op of
  S3:
    order ← undefined
    S16L, S32L, S64L, S128L,
    S16LA, S32LA, S64LA, S128LA,
    SAAS64LA, SCAS64LA, SMAS64LA, SMUX64LA:
      order ← L
    S16B, S32B, S64B, S128B,
    S16BA, S32BA, S64BA, S128BA,
    SAAS64BA, SCAS64BA, SMAS64BA, SMUX64BA:
      order ← B
endcase
a ← RegRead(ra, 64)
b ← RegRead(rb, 64)
VirtAddr ← a + b
if align then
  if (VirtAddr and ((size/8)-1)) ≠ 0 then
    raise AccessDisallowedByVirtualAddress
  endif
endif
m ← RegRead(rc, rsize)
case function of
  NONE:
    StoreMemory(VirtAddr, size, order, m[size-1..0])
  AAS:
    c ← LoadMemory(VirtAddr, size, order)
    StoreMemory(VirtAddr, size, order, m[3..0]+c)
    RegWrite(rc, 64, c)
  CAS:
    c ← LoadMemory(VirtAddr, size, order)
    if (c = m[3..0]) then
      StoreMemory(VirtAddr, size, order, m[127..64])
    endif
    RegWrite(rc, 64, c)
  MAS:
    c ← LoadMemory(VirtAddr, size, order)
    n ← (m[127..64 & m[3..0]) | (c & ~m[3..0])
    StoreMemory(VirtAddr, size, order, n)

```

Terpsichore System Architecture

Wed, Aug 2, 1995

```

    RegWrite(rc, 64, c)
MUX:
  c ← LoadMemory(VirtAddr, size, order)
  n ← (m127..64 & m63..0) | (c & ~m63..0)
  StoreMemory(VirtAddr, size, order, n)
endcase
enddef

```

Exceptions

Reserved instruction
 Access disallowed by virtual address
 Access disallowed by tag
 Access disallowed by global TLB
 Access disallowed by local TLB
 Access detail required by tag
 Access detail required by local TLB
 Access detail required by global TLB
 Cache coherence intervention required by tag
 Cache coherence intervention required by local TLB
 Cache coherence intervention required by global TLB
 Local TLB miss
 Global TLB miss

Store Immediate

These operations add the contents of a register to a sign-extended immediate value to produce a virtual address, and store the contents of a register into memory.

Operation codes

S.8.I ⁴⁷	Store byte immediate
S.16.B.A.I	Store double big-endian aligned immediate
S.16.B.I	Store double big-endian immediate
S.16.L.A.I	Store double little-endian aligned immediate
S.16.L.I	Store double little-endian immediate
S.32.B.A.I	Store quadlet big-endian aligned immediate
S.32.B.I	Store quadlet big-endian immediate
S.32.L.A.I	Store quadlet little-endian aligned immediate
S.32.L.I	Store quadlet little-endian immediate
S.64.B.A.I	Store octlet big-endian aligned immediate
S.64.B.I	Store octlet big-endian immediate
S.64.L.A.I	Store octlet little-endian aligned immediate
S.64.L.I	Store octlet little-endian immediate
S.128.B.A.I	Store hexlet big-endian aligned immediate
S.128.B.I	Store hexlet big-endian immediate
S.128.L.A.I	Store hexlet little-endian aligned immediate
S.128.L.I	Store hexlet little-endian immediate
S.AAS.64.B.A.I	Store add-and-swap octlet big-endian aligned immediate
S.AAS.64.L.A.I	Store add-and-swap octlet little-endian aligned immediate
S.CAS.64.B.A.I	Store compare-and-swap octlet big-endian aligned immediate
S.CAS.64.L.A.I	Store compare-and-swap octlet little-endian aligned immediate
S.MAS.64.B.A.I	Store multiplex-and-swap octlet big-endian aligned immediate
S.MAS.64.L.A.I	Store multiplex-and-swap octlet little-endian aligned immediate
S.MUX.64.B.A.I	Store multiplex octlet big-endian aligned immediate
S.MUX.64.L.A.I	Store multiplex octlet little-endian aligned immediate

size	ordering	alignment
8		
16 32 64 128	L B	
16 32 64 128	L B	A

⁴⁷S.8.I need not specify byte ordering, nor need it specify alignment checking, as it stores a single byte.




Terpsichore System Architecture

Wed, Aug 2, 1995

Format

S, size, order, align, l ra, rb, offset

Description

A virtual address is computed from the sum of the contents of register ra and the sign-extended value of the offset field. The contents of register rb, treated as the size specified, is stored in memory using the specified byte order.

If alignment is specified, the computed virtual address must be aligned, that is, it must be an exact multiple of the size expressed in bytes. If the address is not aligned an "access disallowed by virtual address" exception occurs.

Definition

```
def StoreImmediate(op,ra,rb,offset) as
  case op of
    S8I,
      S16LI, S16LAI, S16BI, S16BAI,
      S32LI, S32LAI, S32BI, S32BAI,
      S64LI, S64LAI, S64BI, S64BAI,
      S128LI, S128LAI, S128BI, S128BAI:
      function ← NONE
    SAAS64BAI, SAAS64LAI:
      function ← AAS
    SCAS64BAI, SCAS64LAI:
      function ← CAS
    SMAS64BAI, SMAS64LAI:
      function ← MAS
    SMUX64BAI, SMUX64LAI:
      function ← MUX
  endcase
  case op of
    S8I:
      size ← 8
    S16LI, S16LAI, S16BI, S16BAI:
      size ← 16
    S32LI, S32LAI, S32BI, S32BAI:
      size ← 32
    S64LI, S64LAI, S64BI, S64BAI, SAAS64BAI, SAAS64LAI,
    SCAS64BAI, SCAS64LAI, SMAS64BAI, SMAS64LAI, SMUX64BAI, SMUX64LAI:
      size ← 64
    S128LI, S128LAI, S128BI, S128BAI:
      size ← 128
  endcase
  case op of
    S8I,
      S16LI, S16LAI, S16BI, S16BAI,
      S32LI, S32LAI, S32BI, S32BAI,
      S64LI, S64LAI, S64BI, S64BAI,
      SAAS64BAI, SAAS64LAI:
```

Terpsichore System Architecture

Wed, Aug 2, 1995

```

    rsize ← 64
    SCAS64BAI, SCAS64LAI, SMAS64BAI, SMAS64LAI, SMUX64BAI, SMUX64LAI:
    rsize ← 128
    S128LI, S128LAI, S128BI, S128BAI:
    rsize ← 128
endcase
case op of
  S8I:
    align ← undefined
    S16LI, S32LI, S64LI, S128LI,
    S16BI, S32BI, S64BI, S128BI:
    align ← false
    S16LAI, S32LAI, S64LAI, S128LAI,
    S16BAI, S32BAI, S64BAI, S128BAI,
    SAAS64BAI, SAAS64LAI, SCAS64BAI, SCAS64LAI,
    SMAS64BAI, SMAS64LAI, SMUX64BAI, SMUX64LAI:
    align ← true
endcase
case op of
  S8I:
    order ← undefined
    S16LI, S32LI, S64LI, S128LI,
    S16LAI, S32LAI, S64LAI, S128LAI,
    SAAS64LAI, SCAS64LAI, SMAS64LAI, SMUX64LAI:
    order ← L
    S16BI, S32BI, S64BI, S128BI,
    S16BAI, S32BAI, S64BAI, S128BAI,
    SAAS64BAI, SCAS64BAI, SMAS64BAI, SMUX64BAI:
    order ← B
endcase
a ← RegRead(ra, 64)
VirtAddr ← a + (offset1 50 || offset)
if align then
  if (VirtAddr and ((size/8)-1)) ≠ 0 then
    raise AccessDisallowedByVirtualAddress
  endif
endif
m ← RegRead(rb, rsize)
case function of
  NONE:
    StoreMemory(VirtAddr, size, order, msize-1..0)
  AAS:
    b ← LoadMemory(VirtAddr, size, order)
    StoreMemory(VirtAddr, size, order, m63..0+b)
    RegWrite(rb, 64, b)
  CAS:
    b ← LoadMemory(VirtAddr, size, order)
    if (b = m63..0) then
      StoreMemory(VirtAddr, size, order, m127..64)
    endif
    RegWrite(rb, 64, b)
  MAS:
    b ← LoadMemory(VirtAddr, size, order)
    n ← (m127..64 & m63..0) | (b & ~m63..0)
    StoreMemory(VirtAddr, size, order, n)
    RegWrite(rb, 64, b)
  MUX:

```

Terpsichore System Architecture

Wed, Aug 2, 1995

```

        b ← LoadMemory(VirtAddr,size,order)
        n ← (m127..64 & m63..0) | (b & ~m63..0)
        StoreMemory(VirtAddr,size,order,n)
    endcase
enddef

```

Exceptions

Reserved instruction
 Access disallowed by virtual address
 Access disallowed by tag
 Access disallowed by global TLB
 Access disallowed by local TLB
 Access detail required by tag
 Access detail required by local TLB
 Access detail required by global TLB
 Cache coherence intervention required by tag
 Cache coherence intervention required by local TLB
 Cache coherence intervention required by global TLB
 Local TLB miss
 Global TLB miss

Znu System Architecture	Tue, Aug 17, 1999	Common Elements
<p>Octet</p> <p>An octet is the concatenation of 64 bits, and is the concatenation of eight bytes:</p> <pre> 63 ----- 32 octet63..32 32 31 ----- 0 octet31..0 32 </pre> <p>Hexet</p> <p>A hexet is the concatenation of 128 bits, and is the concatenation of sixteen bytes:</p> <pre> 127 ----- 96 hexet127..96 32 95 ----- 64 hexet95..64 32 63 ----- 32 hexet63..32 32 31 ----- 0 hexet31..0 32 </pre>		
- 13 -	Microblinky	

Znu System Architecture	Tue, Aug 17, 1999	Common Elements
<p>Tricet</p> <p>A tricet is the concatenation of 256 bits, and is the concatenation of thirty-two bytes:</p> <pre> 255 ----- 224 tricet255..224 32 223 ----- 192 tricet223..192 32 191 ----- 160 tricet191..160 32 159 ----- 128 tricet159..128 32 127 ----- 96 tricet127..96 32 95 ----- 64 tricet95..64 32 63 ----- 32 tricet63..32 32 31 ----- 0 tricet31..0 32 </pre> <p>Address</p> <p>Znu addresses, both virtual addresses and physical addresses, are octet quantities.</p> <p>Floating-point Data</p> <p>Znu's floating-point formats are designed to satisfy ANSI/IEEE standard 754-1985. Binary Floating-point Arithmetic. Standard 754 leaves certain aspects to the discretion of implementers: additional precision, format, encoding of quiet and signaling NaN values, details of production and propagation of quiet NaN values. These aspects are detailed below.</p> <p>Znu adds additional half-precision and quad-precision formats to standard 754's single-precision and double-precision formats. Znu's double-precision justifies standard 754's</p>		
- 14 -	Microblinky	

<p>Zero System Architecture</p> <p>Tue, Aug 17, 1999</p> <p>Common Elements</p> <p>precision requirements for a single-extended format, and Zero's quad precision satisfies standard 754's precision requirements for a double-extended format.</p> <p>Each precision format employs fields labeled a (sign), e (exponent), and f (fraction) to encode values that are (1) NaN, quiet and signaling, (2) infinities, (3) zero, (4) normalized numbers, (5) denormalized numbers, (6) denormalized numbers, (7) denormalized numbers, and (8) zero.</p> <p>Quiet NaN values are denoted by any sign bit value, an exponent field of all one bits, and a non-zero fraction with the most significant bit set. Quiet NaN values generated by default exception handling of standard operations have a zero sign bit, an exponent field of all one bits, a fraction field with the most significant bit set, and all other bits cleared.</p> <p>Signaling NaN values are denoted by any sign bit value, an exponent field of all one bits, and a non-zero fraction with the most significant bit cleared.</p> <p>Infinite values are denoted by any sign bit value, an exponent field of all one bits, and a zero fraction field.</p> <p>Normalized number values are denoted by any sign bit value, an exponent field that is not all one bits or all zero bits, and any fraction field value. The numeric value encoded is $(-1)^{\text{sign}} \times 2^{e-150} \times (1 + f/2^{10})$. The bias is equal to the value resulting from setting all but the most significant bit of the exponent field, half; 15, single; 127, double; 1023, and quad; 16383.</p> <p>Denormalized number values are denoted by any sign bit value, an exponent field that is all zero bits, and a non-zero fraction field value. The numeric value encoded is $(-1)^{\text{sign}} \times 2^{e-150} \times f/2^{10}$.</p> <p>Zero values are denoted by any sign bit value, and exponent field that is all zero bits, and a fraction field that is all zero bits. The numeric value encoded is $(-1)^{\text{sign}} \times 2^{e-150}$. The distinction between +0 and -0 is significant in some operations.</p> <p>Half-precision Floating-point</p> <p>Zero half precision uses a format similar to standard 754's requirements, reduced to a 16-bit overall format. The format contains sufficient precision and exponent range to hold a 12-bit signed integer.</p> <p>15</p> <p>MeanUnity</p>	<p>Zero System Architecture</p> <p>Tue, Aug 17, 1999</p> <p>Common Elements</p> <p>Single-precision Floating-point</p> <p>Zero single precision satisfies standard 754's requirements for "single."</p> <p>31</p> <p>MeanUnity</p>
<p>Zero System Architecture</p> <p>Tue, Aug 17, 1999</p> <p>Common Elements</p> <p>Double-precision Floating-point</p> <p>Zero double precision satisfies standard 754's requirements for "double."</p> <p>63</p> <p>MeanUnity</p>	<p>Zero System Architecture</p> <p>Tue, Aug 17, 1999</p> <p>Common Elements</p> <p>Quad-precision Floating-point</p> <p>Zero quad precision satisfies standard 754's requirements for "double-extended" but has additional fraction precision to use 128 bits.</p> <p>127</p> <p>MeanUnity</p>

Zeus System Architecture

Tue, Aug 17, 1999

Zeus Processor

The gateway contains two data items within its structure, a code address and a new privilege level.




The virtual memory system can be used to designate a region of memory as containing gateway. Other data may be placed within the gateway region, provided that if an attempt is made to use the additional data as a gateway, that security cannot be violated. For example, 64-bit data or such pointers which are aligned to at least 4 bytes and are in first-odd-byte order have priv=0, so that the privilege level cannot be raised by attempting to use the additional data as a gateway.

User State

The user state consists of hardware data structures that are accessible to all conventional compiled code. The Zeus user state is designed to be as regular as possible, and contains only of the general registers, the program counter, and virtual memory. There are no specialized registers for emulation codes, operating modes, rounding modes, integer multiply/divide, or floating-point values.

General Registers

Zeus user state includes 64 general registers. All are identical; there is no dedicated zero-valued register, and there are no dedicated floating-point registers.



Some Zeus instructions have 64-bit register operands. These operands are sign-extended to 128 bits, which written to the register file, and the low-order 64 bits are chosen when read from the register file.

Description

def val ← Register(x);

code use of

64: val ← R[31:16];

128: val ← R[31:16];

- 19 -

MicroUnity

Zeus System Architecture

Tue, Aug 17, 1999

Zeus Processor

ended
ended
val ← REG0

def Register(x);

code use of

64: REG0 ← val; 11 val; 0

128: REG0 ← val; 27.0

ended

Program Counter

The program counter contains the address of the currently executing instruction. This register is implicitly manipulated by branch instructions, and read by branch instructions that were a return address in a general register.



Privilege Level

The privilege level register contains the privilege level of the currently executing instruction. This register is implicitly manipulated by branch instructions, and read by branch instructions that were a return address in a general register.



Program Counter and Privilege Level

The program counter and privilege level may be packed into a single order. This combined data structure is saved by the Branch Gateway instruction and restored by the Branch Down instruction.



System State

The system state consists of the facilities not normally used by conventional compiled code. These facilities provide mechanisms to ensure such code in a fully virtual environment. All system state is memory mapped, so that it can be manipulated by compiled code.

- 20 -

MicroUnity

<p>Fixed-point</p> <p>Z80 provides load and store instructions to move data between memory and the registers, branch instructions to compare the contents of registers and to transfer control from one code address to another, and arithmetic operations to perform computation on the contents of registers, returning the result to registers.</p> <p>Load and Store</p> <p>The load and store instructions move data between memory and the registers. When loading data from memory into a register, values are zero-extended or sign-extended to fill the register. When storing data from a register into memory, values are truncated on the left to fit the specified memory region.</p> <p>Load and store instructions that specify a memory region of more than one byte may use either byte-index or big-endian byte ordering; the size and ordering are explicitly specified in the instruction. Regions larger than one byte may be either aligned to addresses that are an even multiple of the size of the region or of unspecified alignment; alignment checking is also explicitly specified in the instruction.</p> <p>Load and store instructions specify memory addresses as the sum of a base general register and the product of the size of the memory region and either an immediate value or another general register. Scaling maximizes the memory space which can be reached by immediate offsets from a single base general register, and assists in generating memory addresses within iterative loops. Alignment of the address can be reduced to checking the alignment of the first general register.</p> <p>The load and store instructions are used for fixed-point data as well as floating-point and digital signal processing data; Z80 has a single bank of registers for all data types.</p> <p>Swap instructions provide multithread and multiprocessor synchronization, using indivisible operations: add-swap, compare-swap, multiplex-swap, and double-compare-swap. A lock-multiplex operation provides the ability to indivisibly write to a portion of an octet. These instructions always operate on aligned octet data, using either little-endian or big-endian byte ordering.</p> <p>Branch</p> <p>The fixed-point compare-and-branch instructions provide all arithmetic tests for equality and inequality of signed and unsigned fixed-point values. Tests are performed either between two operands contained in general registers, or on the bitwise and of two operands. Depending on the result of the compare, either a branch is taken, or not taken. A taken branch causes an immediate transfer of the program counter to the target of the branch, specified by a 12-bit signed offset from the location of the branch instruction. A non-taken branch causes no transfer; execution continues with the following instruction.</p> <p>Other branch instructions provide for unconditional transfer of control to address two distant to be reached by a 12-bit offset, and to transfer to a target while placing the location</p>	<p>Z80 System Architecture Tue, Aug 17, 1999 Z80 Processor</p>
<p>Following the branch into a register. The branch through gateway instruction provides a secure means to access code at a higher privilege level, in a form similar to a normal procedure call.</p> <p>Addressing Operations</p> <p>A subset of general fixed-point arithmetic operations is available as addressing operations. These include add, subtract, Boolean, and simple shift operations. These addressing operations may be performed as a point in the Z80 processor pipeline so that they may be completed prior to, or in conjunction with, the execution of load and store operations in a subsequent pipeline in which other arithmetic operations are deferred until the completion of load and store operations.</p> <p>Execution Operations</p> <p>Many of the operations used for Digital Signal Processing (DSP), which are described in greater detail below, are also used for performing simple scalar operations. These operations perform arithmetic operations on values of 8, 16, 32, 64, or 128-bit zeros, which are right-aligned in registers. These execution operations include the add, subtract, Boolean and simple shift operations which are also available as addressing operations, but further extend the available set to include three-operand add/subtract, three-operand Boolean, dynamic shifts, and bit-field operations.</p> <p>Floating-point</p> <p>Z80 provides all the facilities mandated and recommended by ANSI/IEEE standard 754-1985: Binary Floating-point Arithmetic, with the use of supporting software.</p> <p>Branch Conditionally</p> <p>The floating-point compare-and-branch instructions provide all the comparison types required and suggested by the IEEE floating-point standard. These floating-point comparisons suggest the usual types of numeric value comparisons with special handling for NaN (not-a-number) values. A NaN value compares as "unordered" with respect to any other value, even that of an identical NaN value.</p> <p>Z80 floating-point compare-and-branch instructions do not generate an exception on comparisons involving quiet or signaling NaN values. If such exceptions are desired, they can be simulated by combining the use of a floating-point compare-set instruction, with either a floating-point compare-branch instruction on the floating-point operands or a fixed-point compare-branch on the set result.</p> <p>Because the less and greater relations are anti-commutative, one of each relation that differs from another only by the replacement of an L with a G in the code can be removed by reversing the order of the operands and using the other code. Thus, an L relation can be used in place of a G relation by swapping the operands in the compare-branch or compare-set instruction.</p>	<p>Z80 System Architecture Tue, Aug 17, 1999 Z80 Processor</p>

Zas System Architecture

Tue, Aug 17, 1999

Zas Processor

No instructions are provided that branch when the values are unordered. To accomplish such an operation, use the reverse condition to branch over an immediately following unconditional branch, or in the case of an ifthen-else clause, reverse the clauses and use the reverse condition.

The B register can be used to determine the unordered condition of a single operand by comparing the operand with itself.

The following floating-point compare-branch relations are provided as instructions:

Microcode	Branch taken if values compare as:	Exception if:
code	Unord-erred	Unord-erred
E	=	F
LG	<	F
L	<=	F
GE	>	F
LE	>=	F

compare-branch relations

COMPARE-SET

The compare-set floating-point instructions provide all the comparison types supported as branch instructions. Zas compare-set floating-point instructions may optionally generate an exception on comparisons involving quiet or signaling NaNs.

The following floating-point compare-set relations are provided as instructions:

Microcode	Result if values compare as:	Exception if:
code	C-like	Unord-erred
E	=	F
LG	<	F
L	<=	F
GE	>	F
LE	>=	F
EX	=	F
LGX	<	F
LX	<=	F
GEX	>	F
GEX	>=	F

compare-set relations

Arithmetic Operations

The basic operations supported in hardware are floating-point add, subtract, multiply, divide, square root and conversions among floating-point formats and between floating-point and binary integer formats.

Software libraries provide other operations required by the ANSI/IEEE floating-point standard.

23.

MicroUnity

Zas System Architecture

Tue, Aug 17, 1999

Zas Processor

The operations explicitly specify the precision of the operation, and round the result for each. The result is exact to the specified precision. The Zas processor performs these operations with no rounding of intermediate results that would affect the final result.

In addition to the basic operations, Zas performs a variety of operations in which one or more operands are rounded to each other and/or to an additional operand. The instructions include a fused multiply-add (FMA), convert (CONV), round (ROUND), and scale-add (SCALADD).

The results of these operations are computed as if the multipliers are performed to infinite precision, added as if in infinite precision, then rounded only once. Consequently, these operations perform these operations with no rounding of intermediate results that would have limited the accuracy of the result.

Rounding and Exceptions

Rounding is specified within the instructions explicitly, to avoid explicit state registers for a rounding mode. Similarly, the instructions explicitly specify how standard exceptions (invalid operation, division by zero, overflow, underflow, and inexact) are to be handled.

When no rounding is explicitly named by the instruction (default), round to nearest rounding is performed, and all floating-point exception signals cause the standard specified default result, rather than a trap. When rounding is explicitly named by the instruction (P, nearest; Z, zero; F, flush; C, ceiling), the specified rounding is performed, and floating-point exception signals other than inexact cause a floating-point exception trap. When X (exact, or exception) is specified, all floating-point exception signals cause a floating-point exception trap, including inexact.

This technique allows the Zas processor to execute floating-point operations with greater parallelism. When default rounding and exception handling control is specified in floating-point instructions, Zas may safely enter instructions following them, as they are guaranteed not to cause data-dependent exceptions. Similarly, floating-point instructions with N, Z, P, or C control can be guaranteed not to cause data-dependent exceptions once the operations have been examined to rule out invalid operations, division by zero, overflow or underflow exceptions. Only floating-point instructions with X control, or when exceptions cannot be ruled out with N, Z, P, or C control need to avoid testing following instructions until the final result is generated.

ANSI/IEEE standard 754-1985 specifies information to be given to trap handlers for the five floating-point exceptions. The Zas architecture produces a precise exception, (The program counter points to the instruction that caused the exception and all register state is preserved) from which all the required information can be produced in software, as all source operand values and the specified operation are available.

¹U.S. Patent 5,812,409 describes this "Technique of incorporating floating-point instructions into processor instructions."

24.

MicroUnity

<p>Zas System Architecture 10c, Aug 17, 1999 Zas Processor</p> <p>Each unit of a branch-conditional instruction, so that instructions at the target of the branch can be fetched in advance of the branch-conditional instruction reaching the execution pipeline. Picking the branch bits as early as possible, and as a point where the entire instruction will not reduce the execution rate, optimizes performance. In other words, an optimizing compiler should insert the branch-bit instruction as early as possible in the basic block where the branch will contain a value other than "from-end" instruction.</p> <p>Additional Load and Escape Resources</p> <p>Studies of the dynamic distribution of Zas instructions on various benchmark suites indicate that the most frequently-used instruction classes are load instructions and escape instructions. In a high-performance Zas implementation, it is advantageous to consider execution pipelines in which the ability to target the machine resources toward having load and escape instructions is increased.</p> <p>One of the means to increase the ability to issue escape-class instructions is to provide the means to issue two escape instructions in a single-issue string. The execution unit actually requires several limited resources, so by partitioning these resources, the issue capability can be increased without increasing the number of functional units, other than the increased register file read and write ports. The partitioning favored for the initial implementation places all instructions that involve shifting and shuffling in one execution unit, and all instructions that involve multiplication, including fixed-point and floating-point multiply and add in another unit. Resources used for implementing add, subtract, and bitwise logical operations may be duplicated, being modest in size compared to the shift and multiply units, or shared between the two units, as the operations have low-throughput latency that two operations might be performed within a single issue cycle. These instructions must generally be independent, except perhaps for two simple add, subtract, or bitwise logical instructions may be performed sequentially, if the resources for executing simple instructions are shared between the execution units.</p> <p>One of the means to increase the ability to issue load-class instructions is to provide the means to issue two load instructions in a single-issue string. This would generally increase the resources required of the data fetch unit and the data cache, but a compensating solution is to send the resources for the same instruction to execute the second load instruction. This, a single-issue string can then contain either two load instructions, or one load instruction and one escape instruction, which uses the same register read ports and address comparison resources as the load. Shift-instruction string. This capability also may be employed to provide support for unaligned load and store instructions, where a single-issue string may contain as an alternative a single unaligned load or store instruction which uses the resources of the two load-class units in concert to accomplish the unaligned memory operation.</p> <p>Result Forwarding</p> <p>When temporally adjacent instructions are executed by separate resources, the results of the first instruction must generally be forwarded directly to the resource used to execute the second instruction, where the result replaces a value which may have been fetched from a register file. Such forwarding paths use significant resources. A Zas implementation must</p>	
<p>Zas System Architecture 10c, Aug 17, 1999 Zas Processor</p> <p>generally provide forwarding resources to deal with dependencies from earlier instructions within a string set immediately forwarded to later instructions, except between a first and second execution instruction as described above. In addition, where forwarding results from the execution units back to the data fetch unit, additional delay may be incurred.</p>	

Affirmative Action

5161, 5164, 5168, 5169A,
5321, 5324, 5328, 5329,
5416, 5440, 5445, 5448,
5170A, 5176A, 5178A, 5178B,
5181A, 5181B, 5182A,
5182B, 5182C, 5182D, 5182E,
5182F, 5182G, 5182H, 5182I,
5182J, 5182K, 5182L, 5182M,
5182N, 5182O, 5182P, 5182Q,
5182R, 5182S, 5182T, 5182U,
5182V, 5182W, 5182X, 5182Y,
5182Z, 5183A, 5183B, 5183C,
5183D, 5183E, 5183F, 5183G,
5183H, 5183I, 5183J, 5183K,
5183L, 5183M, 5183N, 5183O,
5183P, 5183Q, 5183R, 5183S,
5183T, 5183U, 5183V, 5183W,
5183X, 5183Y, 5183Z, 5184A,
5184B, 5184C, 5184D, 5184E,
5184F, 5184G, 5184H, 5184I,
5184J, 5184K, 5184L, 5184M,
5184N, 5184O, 5184P, 5184Q,
5184R, 5184S, 5184T, 5184U,
5184V, 5184W, 5184X, 5184Y,
5184Z, 5185A, 5185B, 5185C,
5185D, 5185E, 5185F, 5185G,
5185H, 5185I, 5185J, 5185K,
5185L, 5185M, 5185N, 5185O,
5185P, 5185Q, 5185R, 5185S,
5185T, 5185U, 5185V, 5185W,
5185X, 5185Y, 5185Z, 5186A,
5186B, 5186C, 5186D, 5186E,
5186F, 5186G, 5186H, 5186I,
5186J, 5186K, 5186L, 5186M,
5186N, 5186O, 5186P, 5186Q,
5186R, 5186S, 5186T, 5186U,
5186V, 5186W, 5186X, 5186Y,
5186Z, 5187A, 5187B, 5187C,
5187D, 5187E, 5187F, 5187G,
5187H, 5187I, 5187J, 5187K,
5187L, 5187M, 5187N, 5187O,
5187P, 5187Q, 5187R, 5187S,
5187T, 5187U, 5187V, 5187W,
5187X, 5187Y, 5187Z, 5188A,
5188B, 5188C, 5188D, 5188E,
5188F, 5188G, 5188H, 5188I,
5188J, 5188K, 5188L, 5188M,
5188N, 5188O, 5188P, 5188Q,
5188R, 5188S, 5188T, 5188U,
5188V, 5188W, 5188X, 5188Y,
5188Z, 5189A, 5189B, 5189C,
5189D, 5189E, 5189F, 5189G,
5189H, 5189I, 5189J, 5189K,
5189L, 5189M, 5189N, 5189O,
5189P, 5189Q, 5189R, 5189S,
5189T, 5189U, 5189V, 5189W,
5189X, 5189Y, 5189Z, 5190A,
5190B, 5190C, 5190D, 5190E,
5190F, 5190G, 5190H, 5190I,
5190J, 5190K, 5190L, 5190M,
5190N, 5190O, 5190P, 5190Q,
5190R, 5190S, 5190T, 5190U,
5190V, 5190W, 5190X, 5190Y,
5190Z, 5191A, 5191B, 5191C,
5191D, 5191E, 5191F, 5191G,
5191H, 5191I, 5191J, 5191K,
5191L, 5191M, 5191N, 5191O,
5191P, 5191Q, 5191R, 5191S,
5191T, 5191U, 5191V, 5191W,
5191X, 5191Y, 5191Z, 5192A,
5192B, 5192C, 5192D, 5192E,
5192F, 5192G, 5192H, 5192I,
5192J, 5192K, 5192L, 5192M,
5192N, 5192O, 5192P, 5192Q,
5192R, 5192S, 5192T, 5192U,
5192V, 5192W, 5192X, 5192Y,
5192Z, 5193A, 5193B, 5193C,
5193D, 5193E, 5193F, 5193G,
5193H, 5193I, 5193J, 5193K,
5193L, 5193M, 5193N, 5193O,
5193P, 5193Q, 5193R, 5193S,
5193T, 5193U, 5193V, 5193W,
5193X, 5193Y, 5193Z, 5194A,
5194B, 5194C, 5194D, 5194E,
5194F, 5194G, 5194H, 5194I,
5194J, 5194K, 5194L, 5194M,
5194N, 5194O, 5194P, 5194Q,
5194R, 5194S, 5194T, 5194U,
5194V, 5194W, 5194X, 5194Y,
5194Z, 5195A, 5195B, 5195C,
5195D, 5195E, 5195F, 5195G,
5195H, 5195I, 5195J, 5195K,
5195L, 5195M, 5195N, 5195O,
5195P, 5195Q, 5195R, 5195S,
5195T, 5195U, 5195V, 5195W,
5195X, 5195Y, 5195Z, 5196A,
5196B, 5196C, 5196D, 5196E,
5196F, 5196G, 5196H, 5196I,
5196J, 5196K, 5196L, 5196M,
5196N, 5196O, 5196P, 5196Q,
5196R, 5196S, 5196T, 5196U,
5196V, 5196W, 5196X, 5196Y,
5196Z, 5197A, 5197B, 5197C,
5197D, 5197E, 5197F, 5197G,
5197H, 5197I, 5197J, 5197K,
5197L, 5197M, 5197N, 5197O,
5197P, 5197Q, 5197R, 5197S,
5197T, 5197U, 5197V, 5197W,
5197X, 5197Y, 5197Z, 5198A,
5198B, 5198C, 5198D, 5198E,
5198F, 5198G, 5198H, 5198I,
5198J, 5198K, 5198L, 5198M,
5198N, 5198O, 5198P, 5198Q,
5198R, 5198S, 5198T, 5198U,
5198V, 5198W, 5198X, 5198Y,
5198Z, 5199A, 5199B, 5199C,
5199D, 5199E, 5199F, 5199G,
5199H, 5199I, 5199J, 5199K,
5199L, 5199M, 5199N, 5199O,
5199P, 5199Q, 5199R, 5199S,
5199T, 5199U, 5199V, 5199W,
5199X, 5199Y, 5199Z, 5200A,
5200B, 5200C, 5200D, 5200E,
5200F, 5200G, 5200H, 5200I,
5200J, 5200K, 5200L, 5200M,
5200N, 5200O, 5200P, 5200Q,
5200R, 5200S, 5200T, 5200U,
5200V, 5200W, 5200X, 5200Y,
5200Z, 5201A, 5201B, 5201C,
5201D, 5201E, 5201F, 5201G,
5201H, 5201I, 5201J, 5201K,
5201L, 5201M, 5201N, 5201O,
5201P, 5201Q, 5201R, 5201S,
5201T, 5201U, 5201V, 5201W,
5201X, 5201Y, 5201Z, 5202A,
5202B, 5202C, 5202D, 5202E,
5202F, 5202G, 5202H, 5202I,
5202J, 5202K, 5202L, 5202M,
5202N, 5202O, 5202P, 5202Q,
5202R, 5202S, 5202T, 5202U,
5202V, 5202W, 5202X, 5202Y,
5202Z, 5203A, 5203B, 52

```

    a ← RandomMemoryVec(VinAvec, size, order)
    m ← [id17, 44, 5, 44, 2, 1, 13, 5, -46, 1]
    SortMemoryVec(VinAvec, size, order, m)
    lock

```

Exhibitor:

- Access disabled by critical address
- Access disabled by tag
- Access disabled by global TB
- Access disabled by local TB
- Access denied requested by tag
- Access denied requested by local TB
- Access denied requested by global TB
- Local TB miss
- Global TB miss

• 125 •

MicroUnity

**University of
Massachusetts Lowell**

Store Double Compare Swap

These operations compare two 64-bit values in a register against two 64-bit values read from two 64-bit memory locations, as specified by two 64-bit addresses in a register, and if equal, move two new 64-bit values from a register into the memory locations. The values read from memory are extracted and placed in a register.

Operation codes

SWCS07AB	store double compare swap offset aligned 10g- enabled
SDCS64AL	store double compare swap offset aligned 10g- enabled

Formal

op. idetrcyb

rd=opjrd,rcrbj



Description

Two virtual addresses are extracted from the low order bit of the contents of registers *rc* and *rd*. Two 64-bit comparison values are extracted from the high order bit of the contents of registers *rc* and *rd*. Two 64-bit replacement values are extracted from the contents of registers *rd*. The contents of memory using the specified byte order are read from the specified addresses, values are equal to the comparison values, the two replacement values, and if both read, values are equal to 64-bit values, compared against the specified comparison values are written to memory using the specified byte order. If either are unequal, no values are written to memory. The loaded values are extracted and placed in the registers specified by *rd*.

The virtual addresses must be aligned, that is, it must be an exact multiple of the size expressed in bytes. If the address is not aligned so "access disallowed by virtual address" exception occurs.

Definition

del:StoreDoubleCompareSwapped.rc,rcj .del

THE 4-LOGIC

CMS-09

SPCS6-1A1b

Order

SOCS6-416

- 126 -

AdrenoUnity

MicroUnity

<p>Zen System Architecture</p> <p>Tue, Aug 17, 1999</p> <p>Instruction Set</p> <p>new instruction</p>	<p>Zen System Architecture</p> <p>Tue, Aug 17, 1999</p> <p>Instruction Set</p> <p>new instruction</p>
<p>Description</p> <p>An opened site, expressed in bytes, is specified by the instruction. A virtual address is computed from the sum of the contents of registers to add the sign-extended value of the offset field, multiplied by the opened size. The contents of registers are treated as the size specified, or written to memory using the specified byte order.</p> <p>The computed virtual address must be aligned, that is, it must be an exact multiple of the size expressed in bytes. If the address is not aligned an "access disallowed by virtual address" exception occurs.</p> <p>Definition</p> <p>of <code>SourceRegisterPairControl</code> as</p> <pre> case op 0 size ← 8 S16L, S16AL, S16L, S16AL size ← 16 S32L, S32AL, S32L, S32AL size ← 32 S64L, S64AL, S64L, S64AL, S64AL, S64AL, S64AL, S64AL size ← 64 S128L, S128AL, S128L, S128AL size ← 128 S256L, S256AL, S256L, S256AL case op 1 size ← 16 S16L, S16AL, S16L, S16AL, S16L, S16AL, S16L, S16AL size ← 32 S32L, S32AL, S32L, S32AL, S32L, S32AL, S32L, S32AL size ← 64 S64L, S64AL, S64L, S64AL, S64L, S64AL, S64L, S64AL, S64L, S64AL, S64L, S64AL size ← 128 S128L, S128AL, S128L, S128AL, S128L, S128AL, S128L, S128AL, S128L, S128AL, S128L, S128AL, S128L, S128AL case op 2 size ← 16 S16L, S16AL, S16L, S16AL, S16L, S16AL, S16L, S16AL size ← 32 S32L, S32AL, S32L, S32AL, S32L, S32AL, S32L, S32AL size ← 64 S64L, S64AL, S64L, S64AL, S64L, S64AL, S64L, S64AL, S64L, S64AL, S64L, S64AL size ← 128 S128L, S128AL, S128L, S128AL, S128L, S128AL, S128L, S128AL, S128L, S128AL, S128L, S128AL, S128L, S128AL case op 3 size ← 16 S16L, S16AL, S16L, S16AL, S16L, S16AL, S16L, S16AL size ← 32 S32L, S32AL, S32L, S32AL, S32L, S32AL, S32L, S32AL size ← 64 S64L, S64AL, S64L, S64AL, S64L, S64AL, S64L, S64AL, S64L, S64AL, S64L, S64AL size ← 128 S128L, S128AL, S128L, S128AL, S128L, S128AL, S128L, S128AL, S128L, S128AL, S128L, S128AL, S128L, S128AL case op 4 size ← 16 S16L, S16AL, S16L, S16AL, S16L, S16AL, S16L, S16AL size ← 32 S32L, S32AL, S32L, S32AL, S32L, S32AL, S32L, S32AL size ← 64 S64L, S64AL, S64L, S64AL, S64L, S64AL, S64L, S64AL, S64L, S64AL, S64L, S64AL size ← 128 S128L, S128AL, S128L, S128AL, S128L, S128AL, S128L, S128AL, S128L, S128AL, S128L, S128AL, S128L, S128AL case op 5 size ← 16 S16L, S16AL, S16L, S16AL, S16L, S16AL, S16L, S16AL size ← 32 S32L, S32AL, S32L, S32AL, S32L, S32AL, S32L, S32AL size ← 64 S64L, S64AL, S64L, S64AL, S64L, S64AL, S64L, S64AL, S64L, S64AL, S64L, S64AL size ← 128 S128L, S128AL, S128L, S128AL, S128L, S128AL, S128L, S128AL, S128L, S128AL, S128L, S128AL, S128L, S128AL case op 6 size ← 16 S16L, S16AL, S16L, S16AL, S16L, S16AL, S16L, S16AL size ← 32 S32L, S32AL, S32L, S32AL, S32L, S32AL, S32L, S32AL size ← 64 S64L, S64AL, S64L, S64AL, S64L, S64AL, S64L, S64AL, S64L, S64AL, S64L, S64AL size ← 128 S128L, S128AL, S128L, S128AL, S128L, S128AL, S128L, S128AL, S128L, S128AL, S128L, S128AL, S128L, S128AL case op 7 size ← 16 S16L, S16AL, S16L, S16AL, S16L, S16AL, S16L, S16AL size ← 32 S32L, S32AL, S32L, S32AL, S32L, S32AL, S32L, S32AL size ← 64 S64L, S64AL, S64L, S64AL, S64L, S64AL, S64L, S64AL, S64L, S64AL, S64L, S64AL size ← 128 S128L, S128AL, S128L, S128AL, S128L, S128AL, S128L, S128AL, S128L, S128AL, S128L, S128AL, S128L, S128AL case op 8 size ← 16 S16L, S16AL, S16L, S16AL, S16L, S16AL, S16L, S16AL size ← 32 S32L, S32AL, S32L, S32AL, S32L, S32AL, S32L, S32AL size ← 64 S64L, S64AL, S64L, S64AL, S64L, S64AL, S64L, S64AL, S64L, S64AL, S64L, S64AL size ← 128 S128L, S128AL, S128L, S128AL, S128L, S128AL, S128L, S128AL, S128L, S128AL, S128L, S128AL, S128L, S128AL case op 9 size ← 16 S16L, S16AL, S16L, S16AL, S16L, S16AL, S16L, S16AL size ← 32 S32L, S32AL, S32L, S32AL, S32L, S32AL, S32L, S32AL size ← 64 S64L, S64AL, S64L, S64AL, S64L, S64AL, S64L, S64AL, S64L, S64AL, S64L, S64AL size ← 128 S128L, S128AL, S128L, S128AL, S128L, S128AL, S128L, S128AL, S128L, S128AL, S128L, S128AL, S128L, S128AL case op 10 size ← 16 S16L, S16AL, S16L, S16AL, S16L, S16AL, S16L, S16AL size ← 32 S32L, S32AL, S32L, S32AL, S32L, S32AL, S32L, S32AL size ← 64 S64L, S64AL, S64L, S64AL, S64L, S64AL, S64L, S64AL, S64L, S64AL, S64L, S64AL size ← 128 S128L, S128AL, S128L, S128AL, S128L, S128AL, S128L, S128AL, S128L, S128AL, S128L, S128AL, S128L, S128AL case op 11 size ← 16 S16L, S16AL, S16L, S16AL, S16L, S16AL, S16L, S16AL size ← 32 S32L, S32AL, S32L, S32AL, S32L, S32AL, S32L, S32AL size ← 64 S64L, S64AL, S64L, S64AL, S64L, S64AL, S64L, S64AL, S64L, S64AL, S64L, S64AL size ← 128 S128L, S128AL, S128L, S128AL, S128L, S128AL, S128L, S128AL, S128L, S128AL, S128L, S128AL, S128L, S128AL case op 12 size ← 16 S16L, S16AL, S16L, S16AL, S16L, S16AL, S16L, S16AL size ← 32 S32L, S32AL, S32L, S32AL, S32L, S32AL, S32L, S32AL size ← 64 S64L, S64AL, S64L, S64AL, S64L, S64AL, S64L, S64AL, S64L, S64AL, S64L, S64AL size ← 128 S128L, S128AL, S128L, S128AL, S128L, S128AL, S128L, S128AL, S128L, S128AL, S128L, S128AL, S128L, S128AL case op 13 size ← 16 S16L, S16AL, S16L, S16AL, S16L, S16AL, S16L, S16AL size ← 32 S32L, S32AL, S32L, S32AL, S32L, S32AL, S32L, S32AL size ← 64 S64L, S64AL, S64L, S64AL, S64L, S64AL, S64L, S64AL, S64L, S64AL, S64L, S64AL size ← 128 S128L, S128AL, S128L, S128AL, S128L, S128AL, S128L, S128AL, S128L, S128AL, S128L, S128AL, S128L, S128AL case op 14 size ← 16 S16L, S16AL, S16L, S16AL, S16L, S16AL, S16L, S16AL size ← 32 S32L, S32AL, S32L, S32AL, S32L, S32AL, S32L, S32AL size ← 64 S64L, S64AL, S64L, S64AL, S64L, S64AL, S64L, S64AL, S64L, S64AL, S64L, S64AL size ← 128 S128L, S128AL, S128L, S128AL, S128L, S128AL, S128L, S128AL, S128L, S128AL, S128L, S128AL, S128L, S128AL case op 15 size ← 16 S16L, S16AL, S16L, S16AL, S16L, S16AL, S16L, S16AL size ← 32 S32L, S32AL, S32L, S32AL, S32L, S32AL, S32L, S32AL size ← 64 S64L, S64AL, S64L, S64AL, S64L, S64AL, S64L, S64AL, S64L, S64AL, S64L, S64AL size ← 128 S128L, S128AL, S128L, S128AL, S128L, S128AL, S128L, S128AL, S128L, S128AL, S128L, S128AL, S128L, S128AL case op 16 size ← 16 S16L, S16AL, S16L, S16AL, S16L, S16AL, S16L, S16AL size ← 32 S32L, S32AL, S32L, S32AL, S32L, S32AL, S32L, S32AL size ← 64 S64L, S64AL, S64L, S64AL, S64L, S64AL, S64L, S64AL, S64L, S64AL, S64L, S64AL size ← 128 S128L, S128AL, S128L, S128AL, S128L, S128AL, S128L, S128AL, S128L, S128AL, S128L, S128AL, S128L, S128AL case op 17 size ← 16 S16L, S16AL, S16L, S16AL, S16L, S16AL, S16L, S16AL size ← 32 S32L, S32AL, S32L, S32AL, S32L, S32AL, S32L, S32AL size ← 64 S64L, S64AL, S64L, S64AL, S64L, S64AL, S64L, S64AL, S64L, S64AL, S64L, S64AL size ← 128 S128L, S128AL, S128L, S128AL, S128L, S128AL, S128L, S128AL, S128L, S128AL, S128L, S128AL, S128L, S128AL case op 18 size ← 16 S16L, S16AL, S16L, S16AL, S16L, S16AL, S16L, S16AL size ← 32 S32L, S32AL, S32L, S32AL, S32L, S32AL, S32L, S32AL size ← 64 S64L, S64AL, S64L, S64AL, S64L, S64AL, S64L, S64AL, S64L, S64AL, S64L, S64AL size ← 128 S128L, S128AL, S128L, S128AL, S128L, S128AL, S128L, S128AL, S128L, S128AL, S128L, S128AL, S128L, S128AL case op 19 size ← 16 S16L, S16AL, S16L, S16AL, S16L, S16AL, S16L, S16AL size ← 32 S32L, S32AL, S32L, S32AL, S32L, S32AL, S32L, S32AL size ← 64 S64L, S64AL, S64L, S64AL, S64L, S64AL, S64L, S64AL, S64L, S64AL, S64L, S64AL size ← 128 S128L, S128AL, S128L, S128AL, S128L, S128AL, S128L, S128AL, S128L, S128AL, S128L, S128AL, S128L, S128AL case op 20 size ← 16 S16L, S16AL, S16L, S16AL, S16L, S16AL, S16L, S16AL size ← 32 S32L, S32AL, S32L, S32AL, S32L, S32AL, S32L, S32AL size ← 64 S64L, S64AL, S64L, S64AL, S64L, S64AL, S64L, S64AL, S64L, S64AL, S64L, S64AL size ← 128 S128L, S128AL, S128L, S128AL, S128L, S128AL, S128L, S128AL, S128L, S128AL, S128L, S128AL, S128L, S128AL case op 21 size ← 16 S16L, S16AL, S16L, S16AL, S16L, S16AL, S16L, S16AL size ← 32 S32L, S32AL, S32L, S32AL, S32L, S32AL, S32L, S32AL size ← 64 S64L, S64AL, S64L, S64AL, S64L, S64AL, S64L, S64AL, S64L, S64AL, S64L, S64AL size ← 128 S128L, S128AL, S128L, S128AL, S128L, S128AL, S128L, S128AL, S128L, S128AL, S128L, S128AL, S128L, S128AL case op 22 size ← 16 S16L, S16AL, S16L, S16AL, S16L, S16AL, S16L, S16AL size ← 32 S32L, S32AL, S32L, S32AL, S32L, S32AL, S32L, S32AL size ← 64 S64L, S64AL, S64L, S64AL, S64L, S64AL, S64L, S64AL, S64L, S64AL, S64L, S64AL size ← 128 S128L, S128AL, S128L, S128AL, S128L, S128AL, S128L, S128AL, S128L, S128AL, S128L, S128AL, S128L, S128AL case op 23 size ← 16 S16L, S16AL, S16L, S16AL, S16L, S16AL, S16L, S16AL size ← 32 S32L, S32AL, S32L, S32AL, S32L, S32AL, S32L, S32AL size ← 64 S64L, S64AL, S64L, S64AL, S64L, S64AL, S64L, S64AL, S64L, S64AL, S64L, S64AL size ← 128 S128L, S128AL, S128L, S128AL, S128L, S128AL, S128L, S128AL, S128L, S128AL, S128L, S128AL, S128L, S128AL case op 24 size ← 16 S16L, S16AL, S16L, S16AL, S16L, S16AL, S16L, S16AL size ← 32 S32L, S32AL, S32L, S32AL, S32L, S32AL, S32L, S32AL size ← 64 S64L, S64AL, S64L, S64AL, S64L, S64AL, S64L, S64AL, S64L, S64AL, S64L, S64AL size ← 128 S128L, S128AL, S128L, S128AL, S128L, S128AL, S128L, S128AL, S128L, S128AL, S128L, S128AL, S128L, S128AL case op 25 size ← 16 S16L, S16AL, S16L, S16AL, S16L, S16AL, S16L, S16AL size ← 32 S32L, S32AL, S32L, S32AL, S32L, S32AL, S32L, S32AL size ← 64 S64L, S64AL, S64L, S64AL, S64L, S64AL, S64L, S64AL, S64L, S64AL, S64L, S64AL size ← 128 S128L, S128AL, S128L, S128AL, S128L, S128AL, S128L, S128AL, S128L, S128AL, S128L, S128AL, S128L, S128AL case op 26 size ← 16 S16L, S16AL, S16L, S16AL, S16L, S16AL, S16L, S16AL size ← 32 S32L, S32AL, S32L, S32AL, S32L, S32AL, S32L, S32AL size ← 64 S64L, S64AL, S64L, S64AL, S64L, S64AL, S64L, S64AL, S64L, S64AL, S64L, S64AL size ← 128 S128L, S128AL, S128L, S128AL, S128L, S128AL, S128L, S128AL, S128L, S128AL, S128L, S128AL, S128L, S128AL case op 27 size ← 16 S16L, S16AL, S16L, S16AL, S16L, S16AL, S16L, S16AL size ← 32 S32L, S32AL, S32L, S32AL, S32L, S32AL, S32L, S32AL size ← 64 S64L, S64AL, S64L, S64AL, S64L, S64AL, S64L, S64AL, S64L, S64AL, S64L, S64AL size ← 128 S128L, S128AL, S128L, S128AL, S128L, S128AL, S128L, S128AL, S128L, S128AL, S128L, S128AL, S128L, S128AL case op 28 size ← 16 S16L, S16AL, S16L, S16AL, S16L, S16AL, S16L, S16AL size ← 32 S32L, S32AL, S32L, S32AL, S32L, S32AL, S32L, S32AL size ← 64 S64L, S64AL, S64L, S64AL, S64L, S64AL, S64L, S64AL, S64L, S64AL, S64L, S64AL size ← 128 S128L, S128AL, S128L, S128AL, S128L, S128AL, S128L, S128AL, S128L, S128AL, S128L, S128AL, S128L, S128AL case op 29 size ← 16 S16L, S16AL, S16L, S16AL, S16L, S16AL, S16L, S16AL size ← 32 S32L, S32AL, S32L, S32AL, S32L, S32AL, S32L, S32AL size ← 64 S64L, S64AL, S64L, S64AL, S64L, S64AL, S64L, S64AL, S64L, S64AL, S64L, S64AL size ← 128 S128L, S128AL, S128L, S128AL, S128L, S128AL, S128L, S128AL, S128L, S128AL, S128L, S128AL, S128L, S128AL case op 30 size ← 16 S16L, S16AL, S16L, S16AL, S16L, S16AL, S16L, S16AL size ← 32 S32L, S32AL, S32L, S32AL, S32L, S32AL, S32L, S32AL size ← 64 S64L, S64AL, S64L, S64AL, S64L, S64AL, S64L, S64AL, S64L, S64AL, S64L, S64AL size ← 128 S128L, S128AL, S128L, S128AL, S128L, S128AL, S128L, S128AL, S128L, S128AL, S128L, S128AL, S128L, S128AL case op 31 size ← 16 S16L, S16AL, S16L, S16AL, S16L, S16AL, S16L, S16AL size ← 32 S32L, S32AL, S32L, S32AL, S32L, S32AL, S32L, S32AL size ← 64 S64L, S64AL, S64L, S64AL, S64L, S64AL, S64L, S64AL, S64L, S64AL, S64L, S64AL size ← 128 S128L, S128AL, S128L, S128AL, S128L, S128AL, S128L, S128AL, S128L, S128AL, S128L, S128AL, S128L, S128AL case op 32 size ← 16 S16L, S16AL, S16L, S16AL, S16L, S16AL, S16L, S16AL size ← 32 S32L, S32AL, S32L, S32AL, S32L, S32AL, S32L, S32AL size ← 64 S64L, S64AL, S64L, S64AL, S64L, S64AL, S64L, S64AL, S64L, S64AL, S64L, S64AL size ← 128 S128L, S128AL, S128L, S128AL, S128L, S128AL, S128L, S128AL, S128L, S128AL, S128L, S128AL, S128L, S128AL case op 33 size ← 16 S16L, S16AL, S16L, S16AL, S16L, S16AL, S16L, S16AL size ← 32 S32L, S32AL, S32L, S32AL, S32L, S32AL, S32L, S32AL size ← 64 S64L, S64AL, S64L, S64AL, S64L, S64AL, S64L, S64AL, S64L, S64AL, S64L, S64AL size ← 128 S128L, S128AL, S128L, S128AL, S128L, S128AL, S128L, S128AL, S128L, S128AL, S128L, S128AL, S128L, S128AL case op 34 size ← 16 S16L, S16AL, S16L, S16AL, S16L, S16AL, S16L, S16AL size ← 32 S32L, S32AL, S32L, S32AL, S32L, S32AL, S32L, S32AL size ← 64 S64L, S64AL, S64L, S64AL, S64L, S64AL, S64L, S64AL, S64L, S64AL, S64L, S64AL size ← 128 S128L, S128AL, S128L, S128AL, S128L, S128AL, S128L, S128AL, S128L, S128AL, S128L, S128AL, S128L, S128AL case op 35 size ← 16 S16L, S16AL, S16L, S16AL, S16L, S16AL, S16L, S16AL size ← 32 S32L, S32AL, S32L, S32AL, S32L, S32AL, S32L, S32AL size ← 64 S64L, S64AL, S64L, S64AL, S64L, S64AL, S64L, S64AL, S64L, S64AL, S64L, S64AL size ← 128 S128L, S128AL, S128L, S128AL, S128L, S128AL, S128L, S128AL, S128L, S128AL, S128L, S128AL, S128L, S128AL case op 36 size ← 16 S16L, S16AL, S16L, S16AL, S16L, S16AL, S16L, S16AL size ← 32 S32L, S32AL, S32L, S32AL, S32L, S32AL, S32L, S32AL size ← 64 S64L, S64AL, S64L, S64AL, S64L, S64AL, S64L, S64AL, S64L, S64AL, S64L, S64AL size ← 128 S128L, S128AL, S128L, S128AL, S128L, S128AL, S128L, S128AL, S128L, S128AL, S128L, S128AL, S128L, S128AL case op 37 size ← 16 S16L, S16AL, S16L, S16AL, S16L, S16AL, S16L, S16AL size ← 32 S32L, S32AL, S32L, S32AL, S32L, S32AL, S32L, S32AL size ← 64 S64L, S64AL, S64L, S64AL, S64L, S64AL, S64L, S64AL, S64L, S64AL, S64L, S64AL size ← 128 S128L, S128AL, S128L, S128AL, S128L, S128AL, S128L, S128AL, S128L, S128AL, S128L, S128AL, S128L, S128AL case op 38 size ← 16 S16L, S16AL, S16L, S16AL, S16L, S16AL, S16L, S16AL size ← 32 S32L, S32AL, S32L, S32AL, S32L, S32AL, S32L, S32AL size ← 64 S64L, S64AL, S64L, S64AL, S64L, S64AL, S64L, S64AL, S64L, S64AL, S64L, S64AL size ← 128 S128L, S128AL, S128L, S128AL, S128L, S128AL, S128L, S128AL, S128L, S128AL, S128L, S128AL, S128L, S128AL case op 39 size ← 16 S16L, S16AL, S16L, S16AL, S16L, S16AL, S16L, S16AL size ← 32 S32L, S32AL, S32L, S32AL, S32L, S32AL, S32L, S32AL size ← 64 S64L, S64AL, S64L, S64AL, S64L, S64AL, S64L, S64AL, S64L, S64AL, S64L, S64AL size ← 128 S128L, S128AL, S128L, S128AL, S128L, S128AL, S128L, S128AL, S128L, S128AL, S128L, S128AL, S128L, S128AL case op 40 size ← 16 S16L, S16AL, S16L, S16AL, S16L, S16AL, S16L, S16AL size ← 32 S32L, S32AL, S32L, S32AL, S32L, S32AL, S32L, S32AL size ← 64 S64L, S64AL, S64L, S64AL, S64L, S64AL, S64L, S64AL, S64L, S64AL, S64L, S64AL size ← 128 S128L, S128AL, S128L, S128AL, S128L, S128AL, S128L, S128AL, S128L, S128AL, S128L, S128AL, S128L, S128AL case op 41 size ← 16 S16L, S16AL, S16L, S16AL, S16L, S16AL, S16L, S16AL size ← 32 S32L, S32AL, S32L, S32AL, S32L, S32AL, S32L, S32AL size ← 64 S64L, S64AL, S64L, S64AL, S64L, S64AL, S64L, S64AL, S64L, S64AL, S64L, S64AL size ← 128 S128L, S128AL, S128L, S128AL, S128L, S128AL, S128L, S128AL, S128L, S128AL, S128L, S128AL, S128L, S128AL case op 42 size ← 16 S16L, S16AL, S16L, S16AL, S16L, S16AL, S16L, S16AL size ← 32 S32L, S32AL, S32L, S32AL, S32L, S32AL, S32L, S32AL size ← 64 S64L, S64AL, S64L, S64AL, S64L, S64AL, S64L, S64AL, S64L, S64AL, S64L, S64AL size ← 128 S128L, S128AL, S128L, S128AL, S128L, S128AL, S128L, S128AL, S128L, S128AL, S128L, S128AL, S128L, S128AL case op 43 size ← 16 S16L, S16AL, S16L, S16AL, S16L, S16AL, S16L, S16AL size ← 32 S32L, S32AL, S32L, S32AL, S32L, S32AL, S32L, S32AL size ← 64 S64L, S64AL, S64L, S64AL, S64L, S64AL, S64L, S64AL, S64L, S64AL, S64L, S64AL size ← 128 S128L, S128AL, S128L, S128AL, S128L, S128AL, S128L, S128AL, S128L, S128AL, S128L, S128AL, S128L, S128AL case op 44 size ← 16 S16L, S16AL, S16L, S16AL, S16L, S16AL, S16L, S16AL size ← 32 S32L, S32AL, S32L, S32AL, S32L, S32AL, S32L, S32AL size ← 64 S64L, S64AL, S64L, S64AL, S64L, S64AL, S64L, S64AL, S64L, S64AL, S64L, S64AL size ← 128 S128L, S128AL, S128L, S128AL, S128L, S128AL, S128L, S128AL, S128L, S128AL, S128L, S128AL, S128L, S128AL case op 45 size ← 16 S16L, S16AL, S16L, S16AL, S16L, S16AL, S16L, S16AL size ← 32 S32L, S32AL, S32L, S32AL, S32L, S32AL, S32L, S32AL size ← 64 S64L, S64AL, S64L, S64AL, S64L, S64AL, S64L, S64AL, S64L, S64AL, S64L, S64AL size ← 128 S128L, S128AL, S128L, S128AL, S128L, S128AL, S128L, S128AL, S128L, S128AL, S128L, S128AL, S128L, S128AL case op 46 size ← 16 S16L, S16AL, S16L, S16AL, S16L, S16AL, S16L, S16AL size ← 32 S32L, S32AL, S32L, S32AL, S32L, S32AL, S32L, S32AL size ← 64 S64L, S64AL, S64L, S64AL, S64L, S64AL, S64L, S64AL, S64L, S64AL, S64L, S64AL size ← 128 S128L, S128AL, S128L, S128AL, S128L, S128AL, S128L, S128AL, S128L, S128AL, S128L, S128AL, S128L, S128AL case op 47 size ← 16 S16L, S16AL, S16L, S16AL, S16L, S16AL, S16L, S16AL size ← 32 S32L, S32AL, S32L, S32AL, S32L, S32AL, S32L, S32AL size ← 64 S64L, S64AL, S64L, S64AL, S64L, S64AL, S64L, S64AL, S64L, S64AL, S64L, S64AL size ← 128 S128L, S128AL, S128L, S128AL, S128L, S128AL, S128L, S128AL, S128L, S128AL, S128L, S128AL, S128L, S12</pre>	

Zeus System Architecture Tue, Aug 17, 1999 Instruction Set
Ensemble Floating-point

Zeus System Architecture Tue, Aug 17, 1999 Instruction Set
Ensemble Floating-point

case op of
EMUL/ADDX1, EMUL/ADDX1U, EMUL/ADDX1L:

h ← 2*size + 1
EMUL/ADDX1C

endcase
h ← ifsize = 2

r ← h - size - 2h + 1, (c) and (d)
for i ← 0 to 128-size by size

d ← (b) and d ← size - i - 1; (d ← size - 1; i110)
case op of

EMUL/ADDX1, EMUL/ADDX1U, EMUL/ADDX1L:
p ← m[base+acc1+b1+b2] + d

if (i & size = 0) then
p ← m[base+acc1+b1+b2] + m[base+acc1+b1+b2] + d

end
case end of
none, NE:
s ← 0*11 - 7h - 11, p*1

Z:
s ← 0*11 - 7h - 11, p*1

F:
s ← 0*

C:
s ← 0*11 - 11

endcase
v ← (d1 & p) - 11; p*1

if (p) & size = (d1 & v) & size then
size ← 1; v ← v - size

else
size ← 1; v ← v - size

end
RegWriteReg(128, s)

end
end

end

end

end

end

end

end

end

end

end

end

end

end

end

end

end

Ensemble Floating-point

These operations take two values from registers, perform a group of floating-point arithmetic operations on portions of bits in the operands, and place the calculated results in a register.

Operation codes:

EADOF16	Ensemble add floating-point half
EADOF16C	Ensemble add floating-point half ceiling
EADOF16F	Ensemble add floating-point half floor
EADOF16N	Ensemble add floating-point half nearest
EADOF16X	Ensemble add floating-point half exact
EADOF16Z	Ensemble add floating-point half zero
EADOF32	Ensemble add floating-point single
EADOF32C	Ensemble add floating-point single ceiling
EADOF32F	Ensemble add floating-point single floor
EADOF32N	Ensemble add floating-point single nearest
EADOF32X	Ensemble add floating-point single exact
EADOF32Z	Ensemble add floating-point single zero
EADOF64	Ensemble add floating-point double
EADOF64C	Ensemble add floating-point double ceiling
EADOF64F	Ensemble add floating-point double floor
EADOF64N	Ensemble add floating-point double nearest
EADOF64X	Ensemble add floating-point double exact
EADOF64Z	Ensemble add floating-point double zero
EADOF128	Ensemble add floating-point quad
EADOF128C	Ensemble add floating-point quad ceiling
EADOF128F	Ensemble add floating-point quad floor
EADOF128N	Ensemble add floating-point quad nearest
EADOF128X	Ensemble add floating-point quad exact
EADOF128Z	Ensemble add floating-point quad zero
EDVF16	Ensemble divide floating-point half
EDVF16C	Ensemble divide floating-point half ceiling
EDVF16F	Ensemble divide floating-point half floor
EDVF16N	Ensemble divide floating-point half nearest
EDVF16X	Ensemble divide floating-point half exact
EDVF16Z	Ensemble divide floating-point half zero
EDVF32	Ensemble divide floating-point single
EDVF32C	Ensemble divide floating-point single ceiling
EDVF32F	Ensemble divide floating-point single floor
EDVF32N	Ensemble divide floating-point single nearest
EDVF32X	Ensemble divide floating-point single exact
EDVF32Z	Ensemble divide floating-point single zero
EDVF64	Ensemble divide floating-point double
EDVF64C	Ensemble divide floating-point double ceiling

237

MicroUnity

238

MicroUnity

12/12